A Fully Integrated 1.2V LDO Regulator

K. Abugharbieh, Basel Yaseen, Abdullah Deeb
{"title":"A Fully Integrated 1.2V LDO Regulator","authors":"K. Abugharbieh, Basel Yaseen, Abdullah Deeb","doi":"10.1109/ICM50269.2020.9331816","DOIUrl":null,"url":null,"abstract":"This work presents a fully integrated low-drop out voltage regulator that achieves a fast-transient response by utilizing two feedback mechanisms. The first feedback mechanism is an analog regulation that includes an error amplifier. The second feedback mechanism is based on digitizing any fast change in the output voltage using multiple comparators and subsequently enabling either an NMOS based or a PMOS based current DAC. The DAC provides current in opposite polarity to the sharp transient change in load current. As a result, sharp changes in load current is addressed by high-speed current DACs and is not limited by the performance of the error amplifier. The LDO was implemented using 180nm CMOS technology devices. It uses a supply voltage input range of 1.6 V – 2.0 V and produces an output voltage of 1.2 V. In simulations, the LDO regulator achieves 188 uA quiescent current, -56 dB PSRR @ 1 KHz noise frequency and an output voltage drop of around 200 mV for a load current step of 100 mA.","PeriodicalId":243968,"journal":{"name":"2020 32nd International Conference on Microelectronics (ICM)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-12-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 32nd International Conference on Microelectronics (ICM)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICM50269.2020.9331816","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

Abstract

This work presents a fully integrated low-drop out voltage regulator that achieves a fast-transient response by utilizing two feedback mechanisms. The first feedback mechanism is an analog regulation that includes an error amplifier. The second feedback mechanism is based on digitizing any fast change in the output voltage using multiple comparators and subsequently enabling either an NMOS based or a PMOS based current DAC. The DAC provides current in opposite polarity to the sharp transient change in load current. As a result, sharp changes in load current is addressed by high-speed current DACs and is not limited by the performance of the error amplifier. The LDO was implemented using 180nm CMOS technology devices. It uses a supply voltage input range of 1.6 V – 2.0 V and produces an output voltage of 1.2 V. In simulations, the LDO regulator achieves 188 uA quiescent current, -56 dB PSRR @ 1 KHz noise frequency and an output voltage drop of around 200 mV for a load current step of 100 mA.
完全集成的1.2V LDO稳压器
这项工作提出了一个完全集成的低降电压调节器,通过利用两种反馈机制实现快速瞬态响应。第一种反馈机制是包括误差放大器的模拟调节。第二种反馈机制是基于使用多个比较器对输出电压的任何快速变化进行数字化,并随后启用基于NMOS或基于PMOS的电流DAC。DAC提供的电流极性与负载电流的急剧瞬态变化相反。因此,负载电流的急剧变化由高速电流dac解决,而不受误差放大器性能的限制。LDO采用180nm CMOS技术器件实现。它使用的电源电压输入范围为1.6 V - 2.0 V,产生的输出电压为1.2 V。在仿真中,LDO稳压器在负载电流步长为100 mA时实现188 uA静态电流,-56 dB PSRR @ 1 KHz噪声频率和200 mV左右的输出压降。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信