Imaging Latch-Up Sites in LSI CMOS with a Laser Photoscanner

Abstract

A non-destructive laser photoscanning technique has been used to analyze electrically induced latch-up circuit paths in a variety of commercially available bulk CMOS devices. The method and results are compared to those reported by others using electron beam induced current and liquid crystal techniques.