NBPE: Neural network based power estimation simulator for specification design

L. Hou, Xiaohong Peng, Shuqin Geng, Jinhui Wang, Wu-chen Wu
{"title":"NBPE: Neural network based power estimation simulator for specification design","authors":"L. Hou, Xiaohong Peng, Shuqin Geng, Jinhui Wang, Wu-chen Wu","doi":"10.1109/EDAPS.2010.5683004","DOIUrl":null,"url":null,"abstract":"This paper forwards a neural network based VLSI power estimation Simulator (NBPE) for VLSI specification design with a graphical user interface developed. The user can enter parameters from VLSI specification such as IO number, frequency, flash depth and parameters on neural network structure such as layer number, learning algorithm etc. This simulator then estimate VLSI's power based on given information. Power estimation results can be used to adjust VLSI specification design before further implementation. Available as an executable code, the simulator can run on various platforms.","PeriodicalId":185326,"journal":{"name":"2010 IEEE Electrical Design of Advanced Package & Systems Symposium","volume":"68 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 IEEE Electrical Design of Advanced Package & Systems Symposium","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EDAPS.2010.5683004","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

This paper forwards a neural network based VLSI power estimation Simulator (NBPE) for VLSI specification design with a graphical user interface developed. The user can enter parameters from VLSI specification such as IO number, frequency, flash depth and parameters on neural network structure such as layer number, learning algorithm etc. This simulator then estimate VLSI's power based on given information. Power estimation results can be used to adjust VLSI specification design before further implementation. Available as an executable code, the simulator can run on various platforms.
用于规范设计的基于神经网络的功率估计模拟器
本文提出了一种基于神经网络的超大规模集成电路功率估计模拟器(NBPE),用于超大规模集成电路规格设计,并开发了图形用户界面。用户可以输入来自VLSI规范的参数,如IO数、频率、闪光深度和神经网络结构参数,如层数、学习算法等。然后,该模拟器根据给定的信息估计VLSI的功率。功率估计结果可用于在进一步实施之前调整VLSI规格设计。作为可执行代码,模拟器可以在各种平台上运行。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信