Design techniques for high performance CMOS flash analog-to-digital converters

Abstract

This paper reviews the limitations in the performance of CMOS flash ADCs. Methods to enhance sampling rate, such as interleaving and latch cascading, are discussed, and a method that employs inductors to improve comparator performance is presented. We also consider the benefits and trade-offs of implementing a flash ADC without a track-and-hold.