Trapezoidal association of transistors for mixed analog-digital circuits design on SOT array

J. Choi, S. Bampi
{"title":"Trapezoidal association of transistors for mixed analog-digital circuits design on SOT array","authors":"J. Choi, S. Bampi","doi":"10.1109/MMICA.1999.833597","DOIUrl":null,"url":null,"abstract":"This paper presents advantages of CMOS trapezoidal association of transistors (TAT) aiming at semi-custom mixed analog/digital circuits design on Sea-Of-Transistors (SOT) array. Several types and structures of transistors were implemented to allow better comparison with the association of transistors of same size. The SOT unit cells are on fixed size array and experimental results are shown for a 1.0 /spl mu/m digital technology.","PeriodicalId":221297,"journal":{"name":"Proceedings of the Third International Workshop on Design of Mixed-Mode Integrated Circuits and Applications (Cat. No.99EX303)","volume":"18 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1999-07-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the Third International Workshop on Design of Mixed-Mode Integrated Circuits and Applications (Cat. No.99EX303)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MMICA.1999.833597","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

Abstract

This paper presents advantages of CMOS trapezoidal association of transistors (TAT) aiming at semi-custom mixed analog/digital circuits design on Sea-Of-Transistors (SOT) array. Several types and structures of transistors were implemented to allow better comparison with the association of transistors of same size. The SOT unit cells are on fixed size array and experimental results are shown for a 1.0 /spl mu/m digital technology.
基于SOT阵列的混合模数电路设计中晶体管梯形组合
针对晶体管海阵列(SOT)上的半定制混合模拟/数字电路设计,介绍了CMOS梯形组合晶体管(TAT)的优点。实现了几种类型和结构的晶体管,以便与相同尺寸的晶体管的关联进行更好的比较。采用固定尺寸阵列,给出了1.0 /spl mu/m数字技术的实验结果。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信