Bum-Sik Chung, Hyeong-Kyu Kim, Kang-Il Cho, Ho-Jin Kim, G. Ahn
{"title":"Analog front-end for EMG acquisition system","authors":"Bum-Sik Chung, Hyeong-Kyu Kim, Kang-Il Cho, Ho-Jin Kim, G. Ahn","doi":"10.1109/ISOCC.2017.8368825","DOIUrl":null,"url":null,"abstract":"This paper presents a 4-channel analog front-end (AFE) for Electromyogram (EMG) acquisition systems. Each input channel consists of a chopper-stabilized instrumentation amplifier (IA) and a low-pass filer (LPF). A 15-bit analog-to-digital converter (ADC) with a buffer amplifier is shared with four input channels through multiplexer. An incremental ADC with a 1.5-bit second-order feed-forward topology is employed to achieve 15-bit resolution. The prototype AFE is fabricated in a 0.18 μm CMOS process with an active die area of 1.5 mm2. It achieves 3.2 μVrms input referred noise with a gain of 40 dB and a cutoff frequency of 500 Hz for LPF while consuming 3.713 mW from a 1.8V supply.","PeriodicalId":248826,"journal":{"name":"2017 International SoC Design Conference (ISOCC)","volume":"21 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 International SoC Design Conference (ISOCC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISOCC.2017.8368825","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4
Abstract
This paper presents a 4-channel analog front-end (AFE) for Electromyogram (EMG) acquisition systems. Each input channel consists of a chopper-stabilized instrumentation amplifier (IA) and a low-pass filer (LPF). A 15-bit analog-to-digital converter (ADC) with a buffer amplifier is shared with four input channels through multiplexer. An incremental ADC with a 1.5-bit second-order feed-forward topology is employed to achieve 15-bit resolution. The prototype AFE is fabricated in a 0.18 μm CMOS process with an active die area of 1.5 mm2. It achieves 3.2 μVrms input referred noise with a gain of 40 dB and a cutoff frequency of 500 Hz for LPF while consuming 3.713 mW from a 1.8V supply.