On-chip data compression for I.R. image sensors

Abstract

An IR imager read-out circuit embedding an enhanced decorrelation scheme based on first level Haar wavelet transform and predictive dynamic range estimation is proposed in this paper. This scheme provides lower power consumption, thanks to a reduced ADC resolution and a decreased output data-rate, at the expense of few reconstruction artifacts. A detailed circuit implementation is proposed and its limitations discussed.