A CPU chip-on-board module

K. Yamada, A. Tanaka, H. Shinohara, M. Honda, T. Hatada, A. Yamagiwa, Y. Shirai
{"title":"A CPU chip-on-board module","authors":"K. Yamada, A. Tanaka, H. Shinohara, M. Honda, T. Hatada, A. Yamagiwa, Y. Shirai","doi":"10.1109/ECTC.1993.346859","DOIUrl":null,"url":null,"abstract":"A CPU chip-on-board module for low and mid-range computers is described. The module consists of a CPU bare chip, 24 SRAMs packaged in the SOJ and some bypass capacitors. The module substrate is a printed circuit board (PCB) made of imide-triazine resin. The module (156 mm/spl times/58 mm) consists of four signal metal layers and four power/ground metal layers. A square through hole (17 mm/spl times/17 mm) for the CPU is formed in the central part of the PCB. A thermal spreading metal is glued to the PCB from the rear side, covering the square hole, and the CPU chip is die-bonded on the metal plate. The thermal resistance can be made smaller than 2/spl deg/C/W at a 0.4 m/s of wind velocity. Numerical analysis of electrical characteristics of the module shows that it can reduce signal delay time from the CPU to cache memories by 10% compared with that of a daughter board type module with the CPU packaged in a pin grid array. It is estimated that simultaneously switched noise can be reduced by 60% from that of the daughter board type module.<<ETX>>","PeriodicalId":281423,"journal":{"name":"Proceedings of IEEE 43rd Electronic Components and Technology Conference (ECTC '93)","volume":"81 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1993-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of IEEE 43rd Electronic Components and Technology Conference (ECTC '93)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ECTC.1993.346859","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

A CPU chip-on-board module for low and mid-range computers is described. The module consists of a CPU bare chip, 24 SRAMs packaged in the SOJ and some bypass capacitors. The module substrate is a printed circuit board (PCB) made of imide-triazine resin. The module (156 mm/spl times/58 mm) consists of four signal metal layers and four power/ground metal layers. A square through hole (17 mm/spl times/17 mm) for the CPU is formed in the central part of the PCB. A thermal spreading metal is glued to the PCB from the rear side, covering the square hole, and the CPU chip is die-bonded on the metal plate. The thermal resistance can be made smaller than 2/spl deg/C/W at a 0.4 m/s of wind velocity. Numerical analysis of electrical characteristics of the module shows that it can reduce signal delay time from the CPU to cache memories by 10% compared with that of a daughter board type module with the CPU packaged in a pin grid array. It is estimated that simultaneously switched noise can be reduced by 60% from that of the daughter board type module.<>
CPU芯片板载模块
介绍了一种用于中低端计算机的CPU片上模块。该模块由一个CPU裸芯片、封装在SOJ中的24个ram和一些旁路电容器组成。该模块基板是由亚胺三嗪树脂制成的印刷电路板(PCB)。该模块(156mm /spl倍/ 58mm)由4个信号金属层和4个电源/接地金属层组成。在PCB板的中央位置形成一个17mm /spl × / 17mm的方形通孔,用于安装CPU。在PCB板背面粘上导热金属,盖住方孔,将CPU芯片粘在金属板上。在0.4 m/s风速下,热阻可小于2/spl度/C/W。对该模块的电学特性进行了数值分析,结果表明,与采用引脚网格阵列封装的子板型模块相比,该模块从CPU到缓存存储器的信号延迟时间减少了10%。据估计,与子板型模块相比,同时开关噪声可降低60%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信