Embeddable CMOS 3.3 V 16 bits monobit and multibit delta-sigma digital to analog converter

M. Comminges, F. Dell'ova, F. Paillardet, E. André, M. Arndt, F. Balestro
{"title":"Embeddable CMOS 3.3 V 16 bits monobit and multibit delta-sigma digital to analog converter","authors":"M. Comminges, F. Dell'ova, F. Paillardet, E. André, M. Arndt, F. Balestro","doi":"10.1109/ICCE.1995.518021","DOIUrl":null,"url":null,"abstract":"An embeddable 16 bits digital to analog oversampled converter was developed in 3.3 V, 0.5 /spl mu/m full CMOS technology. It uses a \"131+46\" or \"27+7+5\" taps anti-aliasing filter and a third order monobit or second order multibit delta-sigma modulator followed by a second order switch-capacitor filter. This cell was designed to be a part of audio products chips like CD or MPEG decoder systems.","PeriodicalId":306595,"journal":{"name":"Proceedings of International Conference on Consumer Electronics","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"1995-06-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of International Conference on Consumer Electronics","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICCE.1995.518021","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

An embeddable 16 bits digital to analog oversampled converter was developed in 3.3 V, 0.5 /spl mu/m full CMOS technology. It uses a "131+46" or "27+7+5" taps anti-aliasing filter and a third order monobit or second order multibit delta-sigma modulator followed by a second order switch-capacitor filter. This cell was designed to be a part of audio products chips like CD or MPEG decoder systems.
嵌入式CMOS 3.3 V 16位单位和多位δ - σ数模转换器
采用3.3 V、0.5 /spl mu/m全CMOS技术,开发了一种可嵌入的16位数模过采样转换器。它使用一个“131+46”或“27+7+5”抽头抗混叠滤波器和一个三阶单位或二阶多比特δ - σ调制器,然后是一个二阶开关电容滤波器。这个单元被设计成音频产品芯片的一部分,如CD或MPEG解码器系统。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信