A Configurable Hysteresis Comparator for Asynchronous Sigma-Delta Modulators

Olaitan Olabode, Vishnu Unnikrishnan, Ilia Kempi, A. Hammer, M. Kosunen, J. Ryynänen
{"title":"A Configurable Hysteresis Comparator for Asynchronous Sigma-Delta Modulators","authors":"Olaitan Olabode, Vishnu Unnikrishnan, Ilia Kempi, A. Hammer, M. Kosunen, J. Ryynänen","doi":"10.1109/NORCHIP.2018.8573454","DOIUrl":null,"url":null,"abstract":"This paper describes a configurable hysteresis comparator for asynchronous sigma-delta modulators (ASDM). The proposed comparator provides coarse and fine tuning options for configuring the loop delay and hence the frequency of an ASDM. The post-layout simulation of the comparator implemented in a 28 nm FDSOI process shows that the comparator provides hysteresis voltage range of ±(1 to 15.3) mV while consuming 36.8 nW to 4.4 μW from 0.7 V supply, which enables configurable ASDM center-frequency in the range of 100 kHz to 6 MHz.","PeriodicalId":152077,"journal":{"name":"2018 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NORCHIP.2018.8573454","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

This paper describes a configurable hysteresis comparator for asynchronous sigma-delta modulators (ASDM). The proposed comparator provides coarse and fine tuning options for configuring the loop delay and hence the frequency of an ASDM. The post-layout simulation of the comparator implemented in a 28 nm FDSOI process shows that the comparator provides hysteresis voltage range of ±(1 to 15.3) mV while consuming 36.8 nW to 4.4 μW from 0.7 V supply, which enables configurable ASDM center-frequency in the range of 100 kHz to 6 MHz.
异步Sigma-Delta调制器的可配置迟滞比较器
本文介绍了一种用于异步σ - δ调制器(ASDM)的可配置迟滞比较器。所建议的比较器为配置环路延迟和ASDM的频率提供了粗调和精调选项。在28 nm FDSOI工艺中实现的比较器的布局后仿真表明,比较器的滞后电压范围为±(1 ~ 15.3)mV,在0.7 V电源下消耗36.8 nW ~ 4.4 μW,可在100 kHz ~ 6 MHz范围内配置ASDM中心频率。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信