Design, implementation and comparison of three general-purpose neurons

Abstract

FPGA hardware implementation of three neurons is described, and their performances compared, mainly in the domain of speed and complexity.