Field transistors electrical behaviour in double level aluminum interconnect processes

S. Deleonibus, C. Arena, M. Heitzmann, F. Martin, J. Lajzerowicz, F. Vinet
{"title":"Field transistors electrical behaviour in double level aluminum interconnect processes","authors":"S. Deleonibus, C. Arena, M. Heitzmann, F. Martin, J. Lajzerowicz, F. Vinet","doi":"10.1109/VMIC.1989.78060","DOIUrl":null,"url":null,"abstract":"Summary form only given. A comparison is made of the behavior of metal 2 gate NMOS field transistors using three types of double-level aluminum interconnect isolation process for submicron CMOS application. The three insulators used are permanent spin-on-glass (SOG) process, partial etchback SOG process, and totally sacrificial SOG. Six-transistor-cell CMOS 16 K SRAMs laid out with 0.8- mu m design rules have been processed using the three processes. The total etchback process gives the best results, giving values of I/sub cc/ 10 times lower than that obtained in the permanent SOG process.<<ETX>>","PeriodicalId":302853,"journal":{"name":"Proceedings., Sixth International IEEE VLSI Multilevel Interconnection Conference","volume":"30 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1989-06-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings., Sixth International IEEE VLSI Multilevel Interconnection Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VMIC.1989.78060","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

Summary form only given. A comparison is made of the behavior of metal 2 gate NMOS field transistors using three types of double-level aluminum interconnect isolation process for submicron CMOS application. The three insulators used are permanent spin-on-glass (SOG) process, partial etchback SOG process, and totally sacrificial SOG. Six-transistor-cell CMOS 16 K SRAMs laid out with 0.8- mu m design rules have been processed using the three processes. The total etchback process gives the best results, giving values of I/sub cc/ 10 times lower than that obtained in the permanent SOG process.<>
双级铝互连过程中场晶体管的电性能
只提供摘要形式。比较了金属2栅NMOS场晶体管在亚微米CMOS应用中采用三种双级铝互连隔离工艺的性能。所采用的三种绝缘子分别是永久自旋玻璃(SOG)工艺、部分蚀刻式SOG工艺和完全牺牲式SOG工艺。采用这三种工艺处理了按0.8 μ m设计规则布置的六晶体管CMOS 16k ram。总蚀回法得到的结果最好,其I/sub / cc/值比永久SOG法得到的值低10倍
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信