Ultra-low voltage (0.1V) operation of Vth self-adjusting MOSFET and SRAM cell

A. Ueda, Seungmin Jung, T. Mizutani, Ashok Kumar, T. Saraya, T. Hiramoto
{"title":"Ultra-low voltage (0.1V) operation of Vth self-adjusting MOSFET and SRAM cell","authors":"A. Ueda, Seungmin Jung, T. Mizutani, Ashok Kumar, T. Saraya, T. Hiramoto","doi":"10.1109/VLSIT.2014.6894416","DOIUrl":null,"url":null,"abstract":"A V<sub>th</sub> self-adjusting MOSFET consisting of floating gate is proposed and the ultra-low voltage operation of the V<sub>th</sub> self-adjustment and SRAM cell at as low as 0.1V is successfully demonstrated. In this device, V<sub>th</sub> automatically decreases at on-state and increases at off-state, resulting in high I<sub>on</sub>/I<sub>off</sub> ratio as well as stable SRAM operation at low V<sub>dd</sub>. The minimum operation voltage at 0.1V is experimentally demonstrated in 6T SRAM cell with V<sub>th</sub> self-adjusting nFETs and pFETs.","PeriodicalId":105807,"journal":{"name":"2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-06-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIT.2014.6894416","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

A Vth self-adjusting MOSFET consisting of floating gate is proposed and the ultra-low voltage operation of the Vth self-adjustment and SRAM cell at as low as 0.1V is successfully demonstrated. In this device, Vth automatically decreases at on-state and increases at off-state, resulting in high Ion/Ioff ratio as well as stable SRAM operation at low Vdd. The minimum operation voltage at 0.1V is experimentally demonstrated in 6T SRAM cell with Vth self-adjusting nFETs and pFETs.
超低电压(0.1V)工作的第v个自调节MOSFET和SRAM单元
提出了一种由浮栅组成的第v自调节MOSFET,并成功地实现了第v自调节和SRAM单元在低至0.1V的超低电压下工作。在该器件中,Vth在导通状态下自动降低,在关断状态下自动增加,从而获得高离子/开关比以及在低Vdd下稳定的SRAM工作。实验证明,在6T SRAM电池中,使用第v个自调节非场效应管和pfet,可以获得0.1V的最小工作电压。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
CiteScore
3.40
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信