A low power highly linear 2.4 GHz CMOS receiver front-end using current amplifier

I. Kwon, Kwyro Lee
{"title":"A low power highly linear 2.4 GHz CMOS receiver front-end using current amplifier","authors":"I. Kwon, Kwyro Lee","doi":"10.1109/ESSCIR.2004.1356710","DOIUrl":null,"url":null,"abstract":"A low power 2.4 GHz CMOS receiver front end using highly linear mixer based on current amplification and mixing is reported. In the proposed mixer, linearity is greatly improved by using a current mirror amplifier and transconductance linearization using multiple gated transistors. Single IF direct conversion receiver (DCR) architecture is used to achieve higher level of integration and to relax the problem of DCR. The fully integrated receiver front end is fabricated in 0.18 /spl mu/m CMOS technology and IIP3 of -9 dBm with a gain of 32 dB and noise figure of 6.5 dB are obtained at 8.8 mW power consumption.","PeriodicalId":294077,"journal":{"name":"Proceedings of the 30th European Solid-State Circuits Conference","volume":"4 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-11-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 30th European Solid-State Circuits Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSCIR.2004.1356710","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

Abstract

A low power 2.4 GHz CMOS receiver front end using highly linear mixer based on current amplification and mixing is reported. In the proposed mixer, linearity is greatly improved by using a current mirror amplifier and transconductance linearization using multiple gated transistors. Single IF direct conversion receiver (DCR) architecture is used to achieve higher level of integration and to relax the problem of DCR. The fully integrated receiver front end is fabricated in 0.18 /spl mu/m CMOS technology and IIP3 of -9 dBm with a gain of 32 dB and noise figure of 6.5 dB are obtained at 8.8 mW power consumption.
采用电流放大器的低功耗高线性2.4 GHz CMOS接收器前端
报道了一种基于电流放大和混频的高线性混频器的低功耗2.4 GHz CMOS接收机前端。在所提出的混频器中,通过使用电流镜像放大器和使用多门控晶体管的跨导线性化,线性度大大提高。采用单中频直接转换接收机(DCR)结构实现更高的集成度,缓解了DCR问题。接收机前端采用0.18 /spl mu/m CMOS工艺,在8.8 mW功耗下获得了-9 dBm的IIP3,增益为32 dB,噪声系数为6.5 dB。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信