A model for assessing the shape of solder joints in the presence of board warpage and volume variation in area-array packages

T. B. Thompson, Ganesh Subbarayan, R. James, F. P. Renken
{"title":"A model for assessing the shape of solder joints in the presence of board warpage and volume variation in area-array packages","authors":"T. B. Thompson, Ganesh Subbarayan, R. James, F. P. Renken","doi":"10.1109/ITHERM.2000.866855","DOIUrl":null,"url":null,"abstract":"The goals of the present paper are to demonstrate a methodology for studying the effect of printed circuit board (PCB) warpage and volume variation on the final equilibrium configuration of area-array packages. Although the eventual goal is the development of a predictive methodology for the reliability impact of circuit board and component warpage, the present study is limited to an assessment of solder joint shape in the presence of PCB warpage and volume variation. The effect of warpage is analyzed using a two-step procedure in the present paper. In the first step, the restoring forces and moments (in the molten state of solder droplet) that result from a given solder joint height, solder material volume, pad diameter, and pad tilt are predicted using the surface tension theory. In the second step of the analysis, the forces and moments at individual solder joints caused by varying solder heights, pad tilts, and solder volume are combined using an optimization procedure to predict the equilibrium configuration of the package. The developed procedure is demonstrated on a hypothetical area-array package with nine solder joints. Through an analysis of two scenarios, (1) constant solder volume with symmetric and non-symmetric package warpage, and (2) linearly distributed solder volume without warpage, it is shown that printed circuit board warpage can cause electronic packages to tilt during solder reflow resulting in variations in solder joint heights and pad tilts.","PeriodicalId":201262,"journal":{"name":"ITHERM 2000. The Seventh Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems (Cat. No.00CH37069)","volume":"146 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2000-05-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"ITHERM 2000. The Seventh Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems (Cat. No.00CH37069)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ITHERM.2000.866855","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

The goals of the present paper are to demonstrate a methodology for studying the effect of printed circuit board (PCB) warpage and volume variation on the final equilibrium configuration of area-array packages. Although the eventual goal is the development of a predictive methodology for the reliability impact of circuit board and component warpage, the present study is limited to an assessment of solder joint shape in the presence of PCB warpage and volume variation. The effect of warpage is analyzed using a two-step procedure in the present paper. In the first step, the restoring forces and moments (in the molten state of solder droplet) that result from a given solder joint height, solder material volume, pad diameter, and pad tilt are predicted using the surface tension theory. In the second step of the analysis, the forces and moments at individual solder joints caused by varying solder heights, pad tilts, and solder volume are combined using an optimization procedure to predict the equilibrium configuration of the package. The developed procedure is demonstrated on a hypothetical area-array package with nine solder joints. Through an analysis of two scenarios, (1) constant solder volume with symmetric and non-symmetric package warpage, and (2) linearly distributed solder volume without warpage, it is shown that printed circuit board warpage can cause electronic packages to tilt during solder reflow resulting in variations in solder joint heights and pad tilts.
用于评估存在板翘曲和面积阵列封装中体积变化的焊点形状的模型
本文的目标是展示一种研究印刷电路板(PCB)翘曲和体积变化对面阵封装的最终平衡配置的影响的方法。尽管最终目标是开发电路板和元件翘曲对可靠性影响的预测方法,但目前的研究仅限于在PCB翘曲和体积变化存在的情况下评估焊点形状。本文采用两步法分析了翘曲的影响。在第一步中,使用表面张力理论预测了给定焊点高度、焊料体积、焊盘直径和焊盘倾角所产生的恢复力和力矩(在焊料液滴熔融状态下)。在分析的第二步中,使用优化程序将由不同的焊料高度、焊盘倾斜和焊料体积引起的单个焊点处的力和力矩结合起来,以预测封装的平衡配置。在一个具有9个焊点的假想面阵封装上演示了所开发的程序。通过分析(1)对称和非对称封装翘曲的恒定焊料体积和(2)线性分布的无翘曲焊料体积两种情况,表明印刷电路板翘曲会导致电子封装在焊料回流过程中发生倾斜,从而导致焊点高度和焊盘倾斜度的变化。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信