FPGA implementation of a modular active noise control system

Shiva Gholami Boroujeny, M. Eshghi
{"title":"FPGA implementation of a modular active noise control system","authors":"Shiva Gholami Boroujeny, M. Eshghi","doi":"10.1109/IRANIANCEE.2010.5506991","DOIUrl":null,"url":null,"abstract":"This contribution presents the High-speed field programmable gate array (FPGA) implementation of a modular architecture of the Active Noise Control (ANC) system with online secondary path modelling. The clock frequency that is obtained for this FPGA implementation is 120MHz. A comparison of this implementation to other FPGA and DSP implementations of an ANC system shows a better speed up and convergence time for the proposed design. This innovative modular implementation of the ANC system results in a fast design and fast convergence with capability to expand the four adaptive filters and data bus when higher speed for ANC system is desired. In the other word, considering the modularity of the design and the reconfigurability of FPGA, one can expand an ANC system for different accuracies and required convergence times.","PeriodicalId":282587,"journal":{"name":"2010 18th Iranian Conference on Electrical Engineering","volume":"33 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-05-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 18th Iranian Conference on Electrical Engineering","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IRANIANCEE.2010.5506991","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

Abstract

This contribution presents the High-speed field programmable gate array (FPGA) implementation of a modular architecture of the Active Noise Control (ANC) system with online secondary path modelling. The clock frequency that is obtained for this FPGA implementation is 120MHz. A comparison of this implementation to other FPGA and DSP implementations of an ANC system shows a better speed up and convergence time for the proposed design. This innovative modular implementation of the ANC system results in a fast design and fast convergence with capability to expand the four adaptive filters and data bus when higher speed for ANC system is desired. In the other word, considering the modularity of the design and the reconfigurability of FPGA, one can expand an ANC system for different accuracies and required convergence times.
FPGA实现的模块化有源噪声控制系统
本文提出了高速现场可编程门阵列(FPGA)实现的主动噪声控制(ANC)系统的模块化架构,并具有在线二次路径建模。该FPGA实现获得的时钟频率为120MHz。与其他FPGA和DSP实现的ANC系统的比较表明,所提出的设计具有更好的速度和收敛时间。这种创新的模块化ANC系统实现了快速设计和快速收敛,当需要更高速度的ANC系统时,可以扩展四个自适应滤波器和数据总线。换句话说,考虑到设计的模块化和FPGA的可重构性,可以根据不同的精度和所需的收敛时间扩展ANC系统。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信