R. Zaharyuk, V. Teslyuk, I. Farmaga, H. Alshawabkeh
{"title":"VHDL-AMS — model for capacitive interdigital accelerometer","authors":"R. Zaharyuk, V. Teslyuk, I. Farmaga, H. Alshawabkeh","doi":"10.1109/MEMSTECH.2008.4558761","DOIUrl":null,"url":null,"abstract":"In this paper, is developed VHDL-AMS model for capacitive microaccelerometer of IDT construction for design on the schematic design level. Presented analysis results of the developed model.","PeriodicalId":265845,"journal":{"name":"2008 International Conference on Perspective Technologies and Methods in MEMS Design","volume":"140 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-05-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 International Conference on Perspective Technologies and Methods in MEMS Design","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MEMSTECH.2008.4558761","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3
Abstract
In this paper, is developed VHDL-AMS model for capacitive microaccelerometer of IDT construction for design on the schematic design level. Presented analysis results of the developed model.