A minicomputer micxoprogrammable, arithmetic processor

T. Kehl, K. Burkhardt
{"title":"A minicomputer micxoprogrammable, arithmetic processor","authors":"T. Kehl, K. Burkhardt","doi":"10.1109/ARITH.1975.6156988","DOIUrl":null,"url":null,"abstract":"Except for a few notable examples, all computers have been designed as \"adder-central\" architectures. \"Adder-central,\" as used here, refers to an organization which places the Arithmetic Logic Unit (ALU) at that junction of the system through which all data must flow — thus creating a bottleneck. In the early days, when adders were expensive, cost considerations precluded more than one ALU. Nowadays powerful ALU's are available at very low cost and a designer, even of minicomputers, can consider placing more than one ALU in a system.","PeriodicalId":360742,"journal":{"name":"1975 IEEE 3rd Symposium on Computer Arithmetic (ARITH)","volume":"17 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1975-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1975 IEEE 3rd Symposium on Computer Arithmetic (ARITH)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ARITH.1975.6156988","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

Except for a few notable examples, all computers have been designed as "adder-central" architectures. "Adder-central," as used here, refers to an organization which places the Arithmetic Logic Unit (ALU) at that junction of the system through which all data must flow — thus creating a bottleneck. In the early days, when adders were expensive, cost considerations precluded more than one ALU. Nowadays powerful ALU's are available at very low cost and a designer, even of minicomputers, can consider placing more than one ALU in a system.
一种微型计算机,可编程,算术处理器
除了少数值得注意的例子外,所有计算机都被设计为“加法器中心”架构。这里使用的“Adder-central”是指将算术逻辑单元(ALU)放置在所有数据必须流经的系统连接处的组织,从而产生瓶颈。在早期,当加法器很昂贵时,考虑到成本因素,不能使用多个ALU。如今,功能强大的ALU可以以非常低的成本获得,即使是小型计算机的设计者,也可以考虑在系统中放置多个ALU。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信