GPU Assist using DSP Pre-processor

Mihir Mody, H. Hariyani, Anand Balagopalakrishnan, Jason Jones, Ajay Jayaraj, Y. Prithvishankar
{"title":"GPU Assist using DSP Pre-processor","authors":"Mihir Mody, H. Hariyani, Anand Balagopalakrishnan, Jason Jones, Ajay Jayaraj, Y. Prithvishankar","doi":"10.1109/CONECCT50063.2020.9198650","DOIUrl":null,"url":null,"abstract":"There is an ever increasing need for higher GPU performance to render sophisticated User Interface, latest high end 3D games and general purpose compute (GPGPU) applications. GPU SW programming models such as OpenGL have evolved over decades to cater to the unique mixed pipeline 3D GPU architectures. Due to the sticky nature of GPU SW programming model, leveraging other HW blocks to enhance graphics performance has been a most challenging task for SW architects. System designers have usually responded to the GFLOPS demand by increasing the GPU HW specifications. This paper proposes enhancing GPU performance by leveraging DSP transparently in background without impacting GPU software programming model. The proposed solution consists of multiple novel techniques namely ability to offload vertex shader to DSP, 3 stage pipelined execution and ability to re-use GPU internal pipeline. The proposed solution is prototyped in Jacinoto6 Platform from Texas Instruments. The default GPU spec performance is increased by up-to 41% by leveraging dual core C66x DSP in Jacinto6 Platform using proposed solution for different use-cases. The proposed solution is fully transparent to application software stack. In addition, the solution is directly applicable to any GPU + DSP architecture making it attractive approach for cost optimized solutions.","PeriodicalId":261794,"journal":{"name":"2020 IEEE International Conference on Electronics, Computing and Communication Technologies (CONECCT)","volume":"89 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 IEEE International Conference on Electronics, Computing and Communication Technologies (CONECCT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CONECCT50063.2020.9198650","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

There is an ever increasing need for higher GPU performance to render sophisticated User Interface, latest high end 3D games and general purpose compute (GPGPU) applications. GPU SW programming models such as OpenGL have evolved over decades to cater to the unique mixed pipeline 3D GPU architectures. Due to the sticky nature of GPU SW programming model, leveraging other HW blocks to enhance graphics performance has been a most challenging task for SW architects. System designers have usually responded to the GFLOPS demand by increasing the GPU HW specifications. This paper proposes enhancing GPU performance by leveraging DSP transparently in background without impacting GPU software programming model. The proposed solution consists of multiple novel techniques namely ability to offload vertex shader to DSP, 3 stage pipelined execution and ability to re-use GPU internal pipeline. The proposed solution is prototyped in Jacinoto6 Platform from Texas Instruments. The default GPU spec performance is increased by up-to 41% by leveraging dual core C66x DSP in Jacinto6 Platform using proposed solution for different use-cases. The proposed solution is fully transparent to application software stack. In addition, the solution is directly applicable to any GPU + DSP architecture making it attractive approach for cost optimized solutions.
GPU辅助使用DSP预处理器
人们越来越需要更高的GPU性能来呈现复杂的用户界面、最新的高端3D游戏和通用计算(GPGPU)应用程序。GPU SW编程模型(如OpenGL)已经发展了几十年,以迎合独特的混合管道3D GPU架构。由于GPU软件编程模型的粘性,利用其他硬件块来增强图形性能对软件架构师来说是一项最具挑战性的任务。系统设计人员通常通过增加GPU硬件规格来响应GFLOPS需求。本文提出在不影响GPU软件编程模型的情况下,在后台透明地利用DSP来提高GPU性能。提出的解决方案包括多种新技术,即卸载顶点着色器到DSP的能力,3阶段流水线执行和重用GPU内部流水线的能力。所提出的解决方案在德州仪器公司的Jacinoto6平台上进行了原型设计。通过利用Jacinto6平台上的双核C66x DSP,使用针对不同用例的建议解决方案,默认GPU规格性能提高了高达41%。该方案对应用软件栈是完全透明的。此外,该解决方案可直接适用于任何GPU + DSP架构,使其成为具有吸引力的成本优化解决方案。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信