{"title":"On Design and Exploitation Strategies of Reconfigurable Firewalls","authors":"D. M. Dramicanin, V. Pejovic, Z. Petrovic","doi":"10.1109/TELSKS.2007.4376085","DOIUrl":null,"url":null,"abstract":"A field programmable gate array (FPGA) chip is characterised by intrinsic functional changeability. This motive has turned them into a widely accepted tool for rapid prototyping and test of hardware systems and/or subsystems. On the other hand, their role as a final product delivery platform is insignificant, mostly due to price constrains. The concept of interactive reconfigurable firewall, which is studied here, will serve as an example of a design ideal to be deployed in an FPGA even in the final market targeted instance. The paper introduces and studies the mentioned concept together with the design challenges derived form the specific nature of the application. In the same time the exploitation scenario of the concept is, deeply embedded within the concept itself, justifies the decision to target an FPGA chip for final commercialisation of the concept by relativising the inferred cost effects of one such decision. The last statement is documented by the user-capacity estimation also presented here.","PeriodicalId":350740,"journal":{"name":"2007 8th International Conference on Telecommunications in Modern Satellite, Cable and Broadcasting Services","volume":"32 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-11-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 8th International Conference on Telecommunications in Modern Satellite, Cable and Broadcasting Services","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/TELSKS.2007.4376085","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1
Abstract
A field programmable gate array (FPGA) chip is characterised by intrinsic functional changeability. This motive has turned them into a widely accepted tool for rapid prototyping and test of hardware systems and/or subsystems. On the other hand, their role as a final product delivery platform is insignificant, mostly due to price constrains. The concept of interactive reconfigurable firewall, which is studied here, will serve as an example of a design ideal to be deployed in an FPGA even in the final market targeted instance. The paper introduces and studies the mentioned concept together with the design challenges derived form the specific nature of the application. In the same time the exploitation scenario of the concept is, deeply embedded within the concept itself, justifies the decision to target an FPGA chip for final commercialisation of the concept by relativising the inferred cost effects of one such decision. The last statement is documented by the user-capacity estimation also presented here.