A 2.5 Gbps - 3.125 Gbps multi-core serial-link transceiver in 0.13 /spl mu/m CMOS

Abstract

A multi-rate serdes macro that is targeting multi-channel applications has been developed in 0.13 /spl mu/m. A low-jitter LC VCO PLL can provide the master clock for up to 16 receive and transmit modules. Specific provisions for operation at different data rates are present. The receive module operates at full rate. Comma detection and 8b/10b coding are present. The transmitter has a measured output jitter of 8.1 ps rms at 2.5 Gbps. The receiver has a measured intrinsic jitter tolerance of 0.75 UI. Power consumption for the PLL is 40 mW, a receive and transmit pair consumes 100 mW.