Wavelet Processing Implementation in Digital Hardware

P. Szecówka, M. Kowalski, K. Krysztoforski, A. Wolczowski
{"title":"Wavelet Processing Implementation in Digital Hardware","authors":"P. Szecówka, M. Kowalski, K. Krysztoforski, A. Wolczowski","doi":"10.1109/MIXDES.2007.4286243","DOIUrl":null,"url":null,"abstract":"The paper describes an architecture and design of digital circuit dedicated for wavelet transform calculation, being a part of complex pattern recognition and control algorithm. The target application is artificial hand controlled by the nervous system of handicapped human, setting strict requirements on timing. Speed/size trade-off is discussed in general and in the context of this particular application. Floating point arithmetic was applied, based on the in-house developed solutions. The concept was implemented using VHDL, verified and successfully synthesized for FPGA programmable logic.","PeriodicalId":310187,"journal":{"name":"2007 14th International Conference on Mixed Design of Integrated Circuits and Systems","volume":"116 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-06-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 14th International Conference on Mixed Design of Integrated Circuits and Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MIXDES.2007.4286243","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

The paper describes an architecture and design of digital circuit dedicated for wavelet transform calculation, being a part of complex pattern recognition and control algorithm. The target application is artificial hand controlled by the nervous system of handicapped human, setting strict requirements on timing. Speed/size trade-off is discussed in general and in the context of this particular application. Floating point arithmetic was applied, based on the in-house developed solutions. The concept was implemented using VHDL, verified and successfully synthesized for FPGA programmable logic.
数字硬件中的小波处理实现
本文介绍了一种用于小波变换计算的数字电路的结构和设计,它是复杂模式识别和控制算法的一部分。目标应用是由残疾人神经系统控制的假肢,对时间有严格的要求。一般情况下以及在这个特定应用程序的上下文中讨论速度/大小权衡。基于内部开发的解决方案,应用了浮点算法。利用VHDL实现了该概念,验证并成功合成了FPGA可编程逻辑。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信