A 41-mW 30-Gb/s CMOS optical receiver with digitally-tunable cascaded equalization

Quan Pan, Yipeng Wang, Zhengxiong Hou, Li Sun, Liang Wu, W. Ki, P. Chiang, C. Yue
{"title":"A 41-mW 30-Gb/s CMOS optical receiver with digitally-tunable cascaded equalization","authors":"Quan Pan, Yipeng Wang, Zhengxiong Hou, Li Sun, Liang Wu, W. Ki, P. Chiang, C. Yue","doi":"10.1109/ESSCIRC.2014.6942038","DOIUrl":null,"url":null,"abstract":"This paper presents a 65-nm CMOS, 1-V, 1.37-pJ/bit optical receiver with embedded equalizer, enabling adaptability to overcome channel losses and component variations. The digitally-controlled continuous-time linear equalizer (CTLE) consists of three cascaded tunable peaking stages offering 16-dB of adjustable low-frequency gain. Optical measurement results with a 30-Gb/s photodetector (PD) show that the receiver achieves 10-12 BER at 30 Gb/s for a 215-1 PRBS input with a -5.6-dBm input sensitivity. Using a lower bandwidth 14-Gb/s PD, the receiver can still reach 30 Gb/s at 10-12 BER with only a 0.6-dB degradation in input sensitivity. These measurement results demonstrate the effectiveness of the proposed receiver and the programmable cascaded CTLE.","PeriodicalId":202377,"journal":{"name":"ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC)","volume":"40 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-11-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"13","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSCIRC.2014.6942038","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 13

Abstract

This paper presents a 65-nm CMOS, 1-V, 1.37-pJ/bit optical receiver with embedded equalizer, enabling adaptability to overcome channel losses and component variations. The digitally-controlled continuous-time linear equalizer (CTLE) consists of three cascaded tunable peaking stages offering 16-dB of adjustable low-frequency gain. Optical measurement results with a 30-Gb/s photodetector (PD) show that the receiver achieves 10-12 BER at 30 Gb/s for a 215-1 PRBS input with a -5.6-dBm input sensitivity. Using a lower bandwidth 14-Gb/s PD, the receiver can still reach 30 Gb/s at 10-12 BER with only a 0.6-dB degradation in input sensitivity. These measurement results demonstrate the effectiveness of the proposed receiver and the programmable cascaded CTLE.
41毫瓦30 gb /s CMOS光接收机,数字可调级联均衡
本文提出了一种内置均衡器的65纳米CMOS, 1 v, 1.37 pj /bit光接收器,具有克服通道损耗和元件变化的适应性。数字控制连续时间线性均衡器(CTLE)由三个级联可调峰值级组成,提供16db可调的低频增益。利用30 Gb/s光电探测器(PD)的光学测量结果表明,在-5.6 dbm输入灵敏度为215-1 PRBS的情况下,接收机在30 Gb/s下的误码率达到10-12。使用更低带宽的14gb /s PD,接收器仍然可以在10-12 BER下达到30gb /s,输入灵敏度仅下降0.6 db。这些测量结果证明了所提出的接收机和可编程级联CTLE的有效性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信