Process Control Technique to Reduce Wafer Warpage for Trench Field Plate Power MOSFET

Hiroaki Kato, Kenya Kobayashi, Toshifumi Nishiguchi, Saya Shimomura
{"title":"Process Control Technique to Reduce Wafer Warpage for Trench Field Plate Power MOSFET","authors":"Hiroaki Kato, Kenya Kobayashi, Toshifumi Nishiguchi, Saya Shimomura","doi":"10.1109/ISSM.2018.8651148","DOIUrl":null,"url":null,"abstract":"Field-Plate (FP) MOSFET structure has field-plate and thick oxide inside each trench. Due to the field-plate effect, it can improve tradeoff between low drift layer resistance and high breakdown voltage. In this structure, wafer warpage is larger than that of conventional structure. It causes various problems, for example an error in vacuum adsorption or wafer handling. We predicted the warpage change in a newly designed FP-MOSFET by TCAD simulation, and studied the reason of the warpage peculiar to FP-MOSFET. Moreover, we made a countermeasure in some critical process steps, and controlled the wafer warpage until the end of process.","PeriodicalId":262428,"journal":{"name":"2018 International Symposium on Semiconductor Manufacturing (ISSM)","volume":"7 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 International Symposium on Semiconductor Manufacturing (ISSM)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSM.2018.8651148","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

Abstract

Field-Plate (FP) MOSFET structure has field-plate and thick oxide inside each trench. Due to the field-plate effect, it can improve tradeoff between low drift layer resistance and high breakdown voltage. In this structure, wafer warpage is larger than that of conventional structure. It causes various problems, for example an error in vacuum adsorption or wafer handling. We predicted the warpage change in a newly designed FP-MOSFET by TCAD simulation, and studied the reason of the warpage peculiar to FP-MOSFET. Moreover, we made a countermeasure in some critical process steps, and controlled the wafer warpage until the end of process.
减小沟槽场极板功率MOSFET晶圆翘曲的过程控制技术
场极板(FP) MOSFET结构在每个沟槽内都有场极板和厚氧化物。由于场极板效应的存在,可以很好地平衡低漂移层电阻和高击穿电压之间的关系。在这种结构中,晶圆翘曲比常规结构大。它会引起各种问题,例如真空吸附或晶圆处理中的错误。利用TCAD仿真方法预测了新设计的FP-MOSFET的翘曲变化,并研究了FP-MOSFET特有翘曲的原因。并在关键工艺环节提出对策,控制晶圆翘曲直至工艺结束。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信