A 1500 V IGBT with a self-aligned DMOS structure for high resolution CRT operated up to 100 kHz

M. Mori, Y. Nakano, Y. Yasuda, T. Yatsuo, Y. Sugawara
{"title":"A 1500 V IGBT with a self-aligned DMOS structure for high resolution CRT operated up to 100 kHz","authors":"M. Mori, Y. Nakano, Y. Yasuda, T. Yatsuo, Y. Sugawara","doi":"10.1109/ISPSD.1991.146103","DOIUrl":null,"url":null,"abstract":"The authors present a 1500 V insulated gate bipolar transistor (IGBT) with a self-aligned DMOS structure (SA-DMOS) using a phosphosilicate glass (PSG) sidewall for a horizontal deflection output transistor in a high-resolution CRT (cathode ray tube). The scaled-down MOS structure, such as the SA-DMOS with a 5 mu m distance between the polysilicon gates, was useful for even a high blocking voltage IGBT to realize a low forward voltage drop and small turn-off loss. A 1500 V SA-DMOS IGBT having a chip size of 8*8 mm/sup 2/, a forward voltage drop of 4.0 V at a forward current of 6 A, and a turn-off loss of 33 mu J has been fabricated. The power loss of the SA-DMOS IGBT was 2.5 times lower than that of a conventional power MOSFET at a high frequency of up to 100 kHz.<<ETX>>","PeriodicalId":127986,"journal":{"name":"[1991] Proceedings of the 3rd International Symposium on Power Semiconductor Devices and ICs","volume":"16 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1991-04-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"[1991] Proceedings of the 3rd International Symposium on Power Semiconductor Devices and ICs","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISPSD.1991.146103","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

The authors present a 1500 V insulated gate bipolar transistor (IGBT) with a self-aligned DMOS structure (SA-DMOS) using a phosphosilicate glass (PSG) sidewall for a horizontal deflection output transistor in a high-resolution CRT (cathode ray tube). The scaled-down MOS structure, such as the SA-DMOS with a 5 mu m distance between the polysilicon gates, was useful for even a high blocking voltage IGBT to realize a low forward voltage drop and small turn-off loss. A 1500 V SA-DMOS IGBT having a chip size of 8*8 mm/sup 2/, a forward voltage drop of 4.0 V at a forward current of 6 A, and a turn-off loss of 33 mu J has been fabricated. The power loss of the SA-DMOS IGBT was 2.5 times lower than that of a conventional power MOSFET at a high frequency of up to 100 kHz.<>
一种具有自对准DMOS结构的1500 V IGBT,用于高分辨率CRT,工作频率高达100 kHz
作者提出了一种1500 V绝缘栅极双极晶体管(IGBT),具有自对准DMOS结构(SA-DMOS),采用磷硅酸盐玻璃(PSG)侧壁作为高分辨率CRT(阴极射线管)的水平偏转输出晶体管。缩小的MOS结构,如多晶硅栅极之间距离为5 μ m的SA-DMOS,即使在高阻断电压的IGBT中也能实现低正向压降和小关断损耗。制备了芯片尺寸为8* 8mm /sup 2/,正向电压降为4.0 V,正向电流为6a,关断损耗为33 mu J的1500 V SA-DMOS IGBT。在高达100 kHz的高频下,SA-DMOS IGBT的功率损耗比传统功率MOSFET低2.5倍。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信
小红书