Design, fabrication, characterization and packaging of bottom gate and nano-porous TiO2 based FET

Priyanka Dwivedi, N. Chauhan, Veerendra Dhyani, D. S. Kumar, S. Dhanekar
{"title":"Design, fabrication, characterization and packaging of bottom gate and nano-porous TiO2 based FET","authors":"Priyanka Dwivedi, N. Chauhan, Veerendra Dhyani, D. S. Kumar, S. Dhanekar","doi":"10.1109/NANO.2017.8117298","DOIUrl":null,"url":null,"abstract":"Bottom gate field effect transistors (FETs) with nano-porous TiO2 as channel has been designed, fabricated, characterized and packaged. The fabrication process is simple, scalable and reproducible. Reactive RF sputtering and lift off process was used for depositing and patterning TiO2 respectively. TiO2 was annealed to tune its crystallinity from amorphous to anatase. Microscopy study of TiO2 film reveals nano-porous morphology which improves the surface properties and makes it useful for sensing applications. The transistor characteristics of FET show p-channel behavior and the device has been packaged onto headers for testing it in presence of analytes.","PeriodicalId":292399,"journal":{"name":"2017 IEEE 17th International Conference on Nanotechnology (IEEE-NANO)","volume":"11 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 IEEE 17th International Conference on Nanotechnology (IEEE-NANO)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NANO.2017.8117298","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

Bottom gate field effect transistors (FETs) with nano-porous TiO2 as channel has been designed, fabricated, characterized and packaged. The fabrication process is simple, scalable and reproducible. Reactive RF sputtering and lift off process was used for depositing and patterning TiO2 respectively. TiO2 was annealed to tune its crystallinity from amorphous to anatase. Microscopy study of TiO2 film reveals nano-porous morphology which improves the surface properties and makes it useful for sensing applications. The transistor characteristics of FET show p-channel behavior and the device has been packaged onto headers for testing it in presence of analytes.
底栅和纳米多孔TiO2基FET的设计、制造、表征和封装
以纳米多孔TiO2为沟道的底栅场效应晶体管(fet)进行了设计、制备、表征和封装。制造过程简单,可扩展和可复制。采用反应射频溅射法和提离法分别沉积和图案化TiO2。对TiO2进行退火处理,使其结晶度由无定形调整为锐钛矿。TiO2薄膜的显微研究揭示了纳米多孔形态,这改善了其表面性能,使其在传感应用中有用。FET的晶体管特性显示p沟道行为,该器件已封装到头中,以便在分析物存在时进行测试。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信