Multiple fault simulation with random and clustered fault injection

Abstract

A logic and fault simulator is described which provides gate-level multiple stuck-at fault simulation as well as traditional single stuck-at fault simulation. The multiple fault simulation supports random and clustered fault injection for the verification and evaluation of multiple fault detection capabilities of test vector sets as well as fault and defect-tolerant design techniques.