Design of a new RF BIST circuit for 5.25GHz low noise amplifiers

J. Ryu, D. Kadam, T. Alex, B.C. Kim
{"title":"Design of a new RF BIST circuit for 5.25GHz low noise amplifiers","authors":"J. Ryu, D. Kadam, T. Alex, B.C. Kim","doi":"10.1109/BIPOL.2004.1365794","DOIUrl":null,"url":null,"abstract":"This paper presents a new low-cost RF Built-In condition will be highly beneficial to rectification of RF signals. Self-Test (BIST) circuit for measuring input impedance, To reduce the output ripple voltage, ROT and C O ~ are chosen with eansducer voltage gain, noise figure, and input return loss of large values. 5.25GHz IOW noise amplifier (LNA). The BIST circuit is ............................................................................................. designed using 0.18pm SiGe technology. The test technique using BIST circuit utilizes input impedance matching and output transient voltage measurements. The technique is simple and inexpensive.","PeriodicalId":447762,"journal":{"name":"Bipolar/BiCMOS Circuits and Technology, 2004. Proceedings of the 2004 Meeting","volume":"123 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-12-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Bipolar/BiCMOS Circuits and Technology, 2004. Proceedings of the 2004 Meeting","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/BIPOL.2004.1365794","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

This paper presents a new low-cost RF Built-In condition will be highly beneficial to rectification of RF signals. Self-Test (BIST) circuit for measuring input impedance, To reduce the output ripple voltage, ROT and C O ~ are chosen with eansducer voltage gain, noise figure, and input return loss of large values. 5.25GHz IOW noise amplifier (LNA). The BIST circuit is ............................................................................................. designed using 0.18pm SiGe technology. The test technique using BIST circuit utilizes input impedance matching and output transient voltage measurements. The technique is simple and inexpensive.
5.25GHz低噪声放大器的新型射频BIST电路设计
本文提出了一种新的低成本射频内置条件,对射频信号的整流非常有利。自检(BIST)电路用于测量输入阻抗,为了降低输出纹波电压,选用了具有较大电压增益、噪声系数和输入回波损耗的传感器和c0 ~。5.25GHz低噪声放大器(LNA)。BIST电路是 .............................................................................................采用0.18pm SiGe技术设计。采用BIST电路的测试技术采用输入阻抗匹配和输出瞬态电压测量。这项技术简单而廉价。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信