Jong-Heon Yang, Jihun Oh, K. Im, I. Baek, C. Ahn, Jonghyurk Park, W. Cho, Seongjae Lee
{"title":"Thermal scaling of ultra-thin SOI: reduced resistance at low temperature RTA","authors":"Jong-Heon Yang, Jihun Oh, K. Im, I. Baek, C. Ahn, Jonghyurk Park, W. Cho, Seongjae Lee","doi":"10.1109/ESSDER.2004.1356512","DOIUrl":null,"url":null,"abstract":"This paper explores the effect of silicon-on-insulator (SOI) thickness scaling on its electrical properties. It is observed, for the first time, that the sheet resistance of ultra-thin SOI is lower than that of thick SOI under the same conditions of plasma doping and thermal annealing at low RTA temperature. This shows that dopant profile distribution and activation efficiency are different with different SOI thickness and different RTA temperature. In this work, we investigated the sheet resistance of SOI and made a comparative study of change in drain saturation current of a long channel FD SOI-MOSFET, fabricated with various SOI thickness and RTA temperatures, for the understanding of thermal scaling of ultra-thin SOI.","PeriodicalId":287103,"journal":{"name":"Proceedings of the 30th European Solid-State Circuits Conference (IEEE Cat. No.04EX850)","volume":"147 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-11-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 30th European Solid-State Circuits Conference (IEEE Cat. No.04EX850)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSDER.2004.1356512","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1
Abstract
This paper explores the effect of silicon-on-insulator (SOI) thickness scaling on its electrical properties. It is observed, for the first time, that the sheet resistance of ultra-thin SOI is lower than that of thick SOI under the same conditions of plasma doping and thermal annealing at low RTA temperature. This shows that dopant profile distribution and activation efficiency are different with different SOI thickness and different RTA temperature. In this work, we investigated the sheet resistance of SOI and made a comparative study of change in drain saturation current of a long channel FD SOI-MOSFET, fabricated with various SOI thickness and RTA temperatures, for the understanding of thermal scaling of ultra-thin SOI.