High PSRR nano-watt MOS-only threshold voltage monitor circuit

Jhon A. Gomez C., H. Klimach, E. Fabris, O. E. Mattia
{"title":"High PSRR nano-watt MOS-only threshold voltage monitor circuit","authors":"Jhon A. Gomez C., H. Klimach, E. Fabris, O. E. Mattia","doi":"10.1145/2800986.2801009","DOIUrl":null,"url":null,"abstract":"This work presents a high PSRR nano-watt resistorless threshold voltage (VT0) monitor circuit that can be used in temperature sensors, voltage and current references, radiation dosimeters and other applications such as fabrication process monitoring and verification. In this circuit design the MOS transistors operate in subthreshold and near-threshold regimes, the circuit analysis is based on a current-voltage relationship derived from a continuous physical MOSFET model, valid from weak to strong inversion. The bias condition is established from the equilibrium between two self-cascode cells operating at different inversion levels, and the high PSRR results from a high gain feedback path. The circuit is MOSFET-only, and can be implemented in any standard digital CMOS process. Post-layout simulations show that it operates with less than 1 V of power supply, consuming only tens of nW, and resulting in a VT0 error lower than 1%, when compared to its modeling value, for a -40 to +125°C temperature range. A very high rejection to VDD variation is achieved in this design, with PSRR lower than -63.9 dB at 100 Hz, and a line sensitivity lower than 252 ppm/V was found for a supply range from 1 V to 3 V. Monte-Carlo simulations are presented to evaluate the fabrication variability sensitivity, presenting a maximum error of 4% for a 3σ spread range. The circuit area is very small, around 0.0047 mm2 including the start-up stage.","PeriodicalId":325572,"journal":{"name":"2015 28th Symposium on Integrated Circuits and Systems Design (SBCCI)","volume":"21 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-08-31","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 28th Symposium on Integrated Circuits and Systems Design (SBCCI)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1145/2800986.2801009","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

Abstract

This work presents a high PSRR nano-watt resistorless threshold voltage (VT0) monitor circuit that can be used in temperature sensors, voltage and current references, radiation dosimeters and other applications such as fabrication process monitoring and verification. In this circuit design the MOS transistors operate in subthreshold and near-threshold regimes, the circuit analysis is based on a current-voltage relationship derived from a continuous physical MOSFET model, valid from weak to strong inversion. The bias condition is established from the equilibrium between two self-cascode cells operating at different inversion levels, and the high PSRR results from a high gain feedback path. The circuit is MOSFET-only, and can be implemented in any standard digital CMOS process. Post-layout simulations show that it operates with less than 1 V of power supply, consuming only tens of nW, and resulting in a VT0 error lower than 1%, when compared to its modeling value, for a -40 to +125°C temperature range. A very high rejection to VDD variation is achieved in this design, with PSRR lower than -63.9 dB at 100 Hz, and a line sensitivity lower than 252 ppm/V was found for a supply range from 1 V to 3 V. Monte-Carlo simulations are presented to evaluate the fabrication variability sensitivity, presenting a maximum error of 4% for a 3σ spread range. The circuit area is very small, around 0.0047 mm2 including the start-up stage.
高PSRR纳瓦mos阈值电压监测电路
本文提出了一种高PSRR纳米瓦无电阻阈值电压(VT0)监测电路,可用于温度传感器、电压和电流参考、辐射剂量计以及制造过程监测和验证等其他应用。在该电路设计中,MOS晶体管工作在亚阈值和近阈值状态,电路分析基于从连续物理MOSFET模型导出的电流-电压关系,从弱到强反转有效。偏置条件是由两个工作在不同反转水平的自级联码细胞之间的平衡建立的,高PSRR来自高增益的反馈路径。电路只有mosfet,可以在任何标准的数字CMOS工艺中实现。布局后仿真表明,在-40至+125°C的温度范围内,其工作电源小于1 V,功耗仅为数十nW,与建模值相比,VT0误差低于1%。在此设计中实现了对VDD变化的非常高的抑制,在100 Hz时PSRR低于-63.9 dB,并且在1 V至3 V的电源范围内,发现线路灵敏度低于252 ppm/V。采用蒙特卡罗模拟方法评价了制造变异性的灵敏度,结果表明,在3σ范围内,最大误差为4%。电路面积非常小,包括启动阶段在内约为0.0047 mm2。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信