A 6-bit Active Phase Shifter with Quadrature Outputs

Yujie Wu, Gang Zhang, Yongzhen Chen, Jiangfeng Wu
{"title":"A 6-bit Active Phase Shifter with Quadrature Outputs","authors":"Yujie Wu, Gang Zhang, Yongzhen Chen, Jiangfeng Wu","doi":"10.1109/ASICON52560.2021.9620409","DOIUrl":null,"url":null,"abstract":"A quadrature phase shifter with balanced QAF loading and improved accuracy in 28 nm CMOS technology is designed for a DC or low-IF receiver with double quadrature down-conversion. Quadrature all pass filter (QAF) with LC resonance at outputs achieves high quadrature accuracy over the whole phase shift range and a wide bandwidth. The designed digital-to-analog convertor (DAC) controls the amplitude of I/Q path and generates a phase shift angle covering 360°. The phase shifter operates in 24-30 GHz range. The phase shifter shows simulated rms phase error of < 2° and rms gain error of <0.2 dB at 24-30GHz, consuming 11.6mW.","PeriodicalId":233584,"journal":{"name":"2021 IEEE 14th International Conference on ASIC (ASICON)","volume":"2013 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-10-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 IEEE 14th International Conference on ASIC (ASICON)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASICON52560.2021.9620409","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

A quadrature phase shifter with balanced QAF loading and improved accuracy in 28 nm CMOS technology is designed for a DC or low-IF receiver with double quadrature down-conversion. Quadrature all pass filter (QAF) with LC resonance at outputs achieves high quadrature accuracy over the whole phase shift range and a wide bandwidth. The designed digital-to-analog convertor (DAC) controls the amplitude of I/Q path and generates a phase shift angle covering 360°. The phase shifter operates in 24-30 GHz range. The phase shifter shows simulated rms phase error of < 2° and rms gain error of <0.2 dB at 24-30GHz, consuming 11.6mW.
具有正交输出的6位有源移相器
设计了一种具有平衡QAF负载和提高精度的28纳米CMOS技术的正交移相器,用于具有双正交下变频的直流或低中频接收器。具有LC谐振输出的正交全通滤波器(QAF)在整个相移范围内实现了高正交精度和宽带宽。所设计的数模转换器(DAC)控制I/Q路径的幅值并产生覆盖360°的相移角。移相器工作在24- 30ghz范围内。在24-30GHz频段,移相器的模拟均方根相位误差< 2°,增益误差<0.2 dB,功耗为11.6mW。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信