Andreas Lankes, A. Herkersdorf, Sören Sonntag, H. Reinig
{"title":"NoC topology exploration for mobile multimedia applications","authors":"Andreas Lankes, A. Herkersdorf, Sören Sonntag, H. Reinig","doi":"10.1109/ICECS.2009.5410789","DOIUrl":null,"url":null,"abstract":"This paper presents a NoC topology exploration based on a real-world mobile multimedia application example. An abstract simulation model is used for the exploration. The input parameters of the model and the evaluation of the network topologies are based on synthesized router architectures that enable us to investigate the trade-off between area and maximum clock frequency. We consider deadlock-related issues like routing cycles as well as message dependencies that are neglected by many other topology exploration publications. In our simulations we show that an enhanced unidirectional ring topology shows the best performance regarding latency and chip area among the examined topologies.","PeriodicalId":343974,"journal":{"name":"2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009)","volume":"87 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2009-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICECS.2009.5410789","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4
Abstract
This paper presents a NoC topology exploration based on a real-world mobile multimedia application example. An abstract simulation model is used for the exploration. The input parameters of the model and the evaluation of the network topologies are based on synthesized router architectures that enable us to investigate the trade-off between area and maximum clock frequency. We consider deadlock-related issues like routing cycles as well as message dependencies that are neglected by many other topology exploration publications. In our simulations we show that an enhanced unidirectional ring topology shows the best performance regarding latency and chip area among the examined topologies.