"ITRS test challenges need defect based test: fact or fiction?"

J. Plusquellic
{"title":"\"ITRS test challenges need defect based test: fact or fiction?\"","authors":"J. Plusquellic","doi":"10.1109/DBT.2004.1408971","DOIUrl":null,"url":null,"abstract":"An important distinction between traditional \"logical fault model\" based testing and defect based testing is the potential for the latter to better handle emerging defect types and changing circuit sensitivities in VDSM circuits. ITRS gives specific examples of emerging defects including the potential for more particle-related blocked-etch resistive opens that result from the change from a subtractive aluminum process to damascene Cu. A second example derives from aggressive scaling into the nanometer domain which increases the probability of incomplete etch and the occurrence of resistive vias.","PeriodicalId":407554,"journal":{"name":"Proceedings. 2004 IEEE International Workshop on Current and Defect Based Testing (IEEE Cat. No.04EX1004)","volume":"6 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-04-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings. 2004 IEEE International Workshop on Current and Defect Based Testing (IEEE Cat. No.04EX1004)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DBT.2004.1408971","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

An important distinction between traditional "logical fault model" based testing and defect based testing is the potential for the latter to better handle emerging defect types and changing circuit sensitivities in VDSM circuits. ITRS gives specific examples of emerging defects including the potential for more particle-related blocked-etch resistive opens that result from the change from a subtractive aluminum process to damascene Cu. A second example derives from aggressive scaling into the nanometer domain which increases the probability of incomplete etch and the occurrence of resistive vias.
“ITRS测试挑战需要基于缺陷的测试:事实还是虚构?”
传统的基于“逻辑故障模型”的测试和基于缺陷的测试之间的一个重要区别是,后者可以更好地处理VDSM电路中出现的缺陷类型和变化的电路灵敏度。ITRS给出了新出现的缺陷的具体例子,包括从减铝工艺到减铜工艺的变化导致的更多与颗粒相关的阻塞蚀刻电阻打开的可能性。第二个例子源于对纳米领域的侵略性缩放,它增加了不完全蚀刻和电阻过孔发生的可能性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信