Fin thickness asymmetry effects in multiple-gate SOI FETs (MuGFETs)

Abstract

Fin thickness non-uniformity is a potential shortcoming of vertical multiple-gate devices such as FinFETs and tri-gate FETs. In this paper a test structure with intentionally misaligned gates is used to investigate the sensitivity of electrical characteristics on fin thickness variations.