Advanced GaAs-MMIC process technology using high-dielectric constant thin film capacitors by low-temperature RF sputtering method

M. Nishitsuji, A. Tamura, T. Kunihisa, K. Yaharta, M. Shibuya, M. Kitagawa, T. Hirao
{"title":"Advanced GaAs-MMIC process technology using high-dielectric constant thin film capacitors by low-temperature RF sputtering method","authors":"M. Nishitsuji, A. Tamura, T. Kunihisa, K. Yaharta, M. Shibuya, M. Kitagawa, T. Hirao","doi":"10.1109/GAAS.1993.394441","DOIUrl":null,"url":null,"abstract":"The authors have developed a new GaAs-MMIC process technology using the low-temperature RF sputtered SrTiO/sub 3/ thin film capacitors which were combined with WSi-gate self-aligned FETs (SAFETs). The SrTiO/sub 3/ film with high dielectric constant (/spl epsi//sub r/) over 100 and low leakage current density under 10/sup -6/A/cm/sup 2/ at 1 MV/cm was obtained by RF sputtering method with the temperature range of 200/spl sim/300/spl deg/C. This SrTiO/sub 3/ capacitor exhibited no /spl epsi///sub r/ change up to 3.0 GHz, and low insertion losses of 0.29 dB and 0.05 dB were obtained for 32 pF-capacitor (S=10,000 /spl mu/m/sup 2/) at 0.2 GHz and 1.0 GHz, respectively. By integrating these on-chip SrTiO/sub 3/ bypass-capacitors into GaAs-IC, the parasitic inductance of the source-to-ground interconnection is successfully reduced, and the enhanced gain characteristic was obtained for self-biased amplifier circuit.<<ETX>>","PeriodicalId":347339,"journal":{"name":"15th Annual GaAs IC Symposium","volume":"39 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1993-10-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"19","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"15th Annual GaAs IC Symposium","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/GAAS.1993.394441","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 19

Abstract

The authors have developed a new GaAs-MMIC process technology using the low-temperature RF sputtered SrTiO/sub 3/ thin film capacitors which were combined with WSi-gate self-aligned FETs (SAFETs). The SrTiO/sub 3/ film with high dielectric constant (/spl epsi//sub r/) over 100 and low leakage current density under 10/sup -6/A/cm/sup 2/ at 1 MV/cm was obtained by RF sputtering method with the temperature range of 200/spl sim/300/spl deg/C. This SrTiO/sub 3/ capacitor exhibited no /spl epsi///sub r/ change up to 3.0 GHz, and low insertion losses of 0.29 dB and 0.05 dB were obtained for 32 pF-capacitor (S=10,000 /spl mu/m/sup 2/) at 0.2 GHz and 1.0 GHz, respectively. By integrating these on-chip SrTiO/sub 3/ bypass-capacitors into GaAs-IC, the parasitic inductance of the source-to-ground interconnection is successfully reduced, and the enhanced gain characteristic was obtained for self-biased amplifier circuit.<>
采用低温射频溅射法,采用高介电常数薄膜电容器的先进GaAs-MMIC工艺技术
作者利用低温射频溅射SrTiO/ sub3 /薄膜电容器与wsi栅极自对准场效应管(safet)相结合,开发了一种新的GaAs-MMIC工艺技术。采用射频溅射法,在200/spl sim/300/spl度/C的温度范围内,获得了介电常数(/spl epsi// subr /)大于100、漏电流密度小于10/sup -6/A/cm/sup 2/的高介电常数(/spl epsi// subr /)大于100的SrTiO/ sub3 /薄膜。该SrTiO/sub - 3/电容在3.0 GHz频率下无/spl epsi///sub - r/变化,在0.2 GHz和1.0 GHz频率下,32 pf电容(S=10,000 /spl mu/m/sup 2/)的插入损耗分别为0.29 dB和0.05 dB。通过将这些片上SrTiO/sub /旁路电容器集成到gaas集成电路中,成功地降低了源地互连的寄生电感,并获得了增强的自偏置放大电路增益特性
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信