A simple process of thin-film transistor using the trench-oxide layer for improving 1T-DRAM performance

Hsien-Nan Chiu, Jyi-Tsong Lin, Y. Eng, Tzu-Feng Chang, Cheng-Hsin Chen
{"title":"A simple process of thin-film transistor using the trench-oxide layer for improving 1T-DRAM performance","authors":"Hsien-Nan Chiu, Jyi-Tsong Lin, Y. Eng, Tzu-Feng Chang, Cheng-Hsin Chen","doi":"10.1109/ISNE.2010.5669149","DOIUrl":null,"url":null,"abstract":"In this paper, we propose a simple trench-oxide thin-film transistor (TO TFT) process for 1T-DRAM applications. Our proposed TO TFT structure has several novel features as follows: 1. The buried oxide and the isolation oxide are carried out simultaneously in order to achieve a goal of simple process. 2. The trench design is used to improve both the sensing current windows (∼ 72%) and the retention time (∼ 50%). 3. The thermal stability is drastically improved by its naturally formed source/drain tie. The above mentioned features help our proposed device structure to demonstrate the desired characteristics that are better than that of a conventional TFT. Additionally, the thermal instability is drastically improved which is good for long-term device operation.","PeriodicalId":412093,"journal":{"name":"2010 International Symposium on Next Generation Electronics","volume":"68 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-12-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 International Symposium on Next Generation Electronics","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISNE.2010.5669149","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

In this paper, we propose a simple trench-oxide thin-film transistor (TO TFT) process for 1T-DRAM applications. Our proposed TO TFT structure has several novel features as follows: 1. The buried oxide and the isolation oxide are carried out simultaneously in order to achieve a goal of simple process. 2. The trench design is used to improve both the sensing current windows (∼ 72%) and the retention time (∼ 50%). 3. The thermal stability is drastically improved by its naturally formed source/drain tie. The above mentioned features help our proposed device structure to demonstrate the desired characteristics that are better than that of a conventional TFT. Additionally, the thermal instability is drastically improved which is good for long-term device operation.
一种利用沟槽氧化层提高1T-DRAM性能的薄膜晶体管的简单工艺
在本文中,我们提出了一种用于1T-DRAM应用的简单沟槽氧化薄膜晶体管(TO TFT)工艺。本文提出的TO - TFT结构具有以下几个新特点:埋藏氧化和隔离氧化同时进行,以达到工艺简单的目的。2. 沟槽设计用于提高感应电流窗口(~ 72%)和保持时间(~ 50%)。3.由于其自然形成的源/漏连接,热稳定性大大提高。上述特征有助于我们提出的器件结构展示比传统TFT更好的所需特性。此外,热不稳定性大大改善,有利于设备的长期运行。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信