Development of a DSP/MCM subsystem assessing low-volume, low-cost MCM prototyping for universities

P. Dehkordi, T. Powell, D. Bouldin
{"title":"Development of a DSP/MCM subsystem assessing low-volume, low-cost MCM prototyping for universities","authors":"P. Dehkordi, T. Powell, D. Bouldin","doi":"10.1109/MCMC.1996.510775","DOIUrl":null,"url":null,"abstract":"This paper discusses the design and development of a general-purpose programmable DSP subsystem packaged in a multichip module. The subsystem contains a 32-bit floating-point programmable DSP processor along with 256 K-byte of SRAM; 128 K-byte of FLASH memory, 10 K-gate FPGA and a 6-channel 12-bit ADC. The complete subsystem is interconnected on a 37 mm by 37 mm MCM-D substrate and packaged in a 320-pin ceramic quad flat pack. The design has been submitted to the MIDAS brokerage service to be fabricated by Micro Module Systems. Our experience shows that low-volume MCM prototyping is achievable and somewhat affordable for universities. The design flow electrical and thermal analyses, CAD tools, cost and lessons learned are discussed in this paper.","PeriodicalId":126969,"journal":{"name":"Proceedings 1996 IEEE Multi-Chip Module Conference (Cat. No.96CH35893)","volume":"23 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1996-02-06","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"10","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings 1996 IEEE Multi-Chip Module Conference (Cat. No.96CH35893)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MCMC.1996.510775","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 10

Abstract

This paper discusses the design and development of a general-purpose programmable DSP subsystem packaged in a multichip module. The subsystem contains a 32-bit floating-point programmable DSP processor along with 256 K-byte of SRAM; 128 K-byte of FLASH memory, 10 K-gate FPGA and a 6-channel 12-bit ADC. The complete subsystem is interconnected on a 37 mm by 37 mm MCM-D substrate and packaged in a 320-pin ceramic quad flat pack. The design has been submitted to the MIDAS brokerage service to be fabricated by Micro Module Systems. Our experience shows that low-volume MCM prototyping is achievable and somewhat affordable for universities. The design flow electrical and thermal analyses, CAD tools, cost and lessons learned are discussed in this paper.
开发DSP/MCM子系统,为大学评估小批量、低成本的MCM原型
本文讨论了一种封装在多芯片模块中的通用可编程DSP子系统的设计与开发。该子系统包含一个32位浮点可编程DSP处理器以及256 k字节的SRAM;128k字节的闪存,10k门FPGA和一个6通道12位ADC。整个子系统在37mm × 37mm的MCM-D基板上互连,并封装在320引脚的陶瓷四平面封装中。该设计已提交给MIDAS经纪服务,由微模块系统公司制造。我们的经验表明,小批量的MCM原型是可以实现的,并且对于大学来说是可以负担得起的。本文讨论了设计流程、电气和热分析、CAD工具、成本和经验教训。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信