A 293/440 GHz Push-Push Double Feedback Oscillators with 5.0/−3.9 dBm Output Power and 2.9/0.6 % DC-to-RF Efficiency in 65 nm CMOS

Dzuhri Radityo Utomo, Dae-Woong Park, Byeonghun Yun, Sang-Gug Lee
{"title":"A 293/440 GHz Push-Push Double Feedback Oscillators with 5.0/−3.9 dBm Output Power and 2.9/0.6 % DC-to-RF Efficiency in 65 nm CMOS","authors":"Dzuhri Radityo Utomo, Dae-Woong Park, Byeonghun Yun, Sang-Gug Lee","doi":"10.1109/VLSICircuits18222.2020.9162796","DOIUrl":null,"url":null,"abstract":"This work proposes a push-push double feedback oscillator (DFBO) topology, which is able to reduce the parasitic capacitance of the transistor, and satisfy the condition for maximum power at fundamental (fo) and 2nd harmonic (2fo) frequencies simultaneously, thus maximizing the oscillator output power. Oscillators adopting the proposed topology are implemented in a 65-nm CMOS, and the measurements show the maximum output powers of 5.0 and −3.9 dBm with maximum DC-to-RF efficiencies of 2.94 and 0.58 % at operating frequencies of 293 and 440 GHz, respectively.","PeriodicalId":252787,"journal":{"name":"2020 IEEE Symposium on VLSI Circuits","volume":"68 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 IEEE Symposium on VLSI Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSICircuits18222.2020.9162796","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

This work proposes a push-push double feedback oscillator (DFBO) topology, which is able to reduce the parasitic capacitance of the transistor, and satisfy the condition for maximum power at fundamental (fo) and 2nd harmonic (2fo) frequencies simultaneously, thus maximizing the oscillator output power. Oscillators adopting the proposed topology are implemented in a 65-nm CMOS, and the measurements show the maximum output powers of 5.0 and −3.9 dBm with maximum DC-to-RF efficiencies of 2.94 and 0.58 % at operating frequencies of 293 and 440 GHz, respectively.
293/440 GHz推推双反馈振荡器,输出功率5.0/−3.9 dBm, dc - rf效率2.9/ 0.6%
本文提出了一种推推式双反馈振荡器(DFBO)拓扑结构,该拓扑结构能够减小晶体管的寄生电容,同时满足基频(fo)和二次谐波(2fo)频率的最大功率条件,从而最大限度地提高振荡器输出功率。采用该拓扑结构的振荡器在65纳米CMOS中实现,测量结果表明,在293 GHz和440 GHz工作频率下,最大输出功率分别为5.0和- 3.9 dBm,最大dc - rf效率分别为2.94%和0.58%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信