High performance bit-sliced pipelined comparator tree for FPGAs

Ayan Palchaudhuri, A. Dhar
{"title":"High performance bit-sliced pipelined comparator tree for FPGAs","authors":"Ayan Palchaudhuri, A. Dhar","doi":"10.1109/ISVDAT.2016.8064843","DOIUrl":null,"url":null,"abstract":"In this paper, we have implemented high performance FPGA based pipelined tree architectures for a combined unsigned and two's complement comparator, and an equality comparator which checks whether the sum of two numbers is equal to a third number. The comparator architectures deviate from the combined Look-Up Table (LUT) and carry chain based implementation which is inferred by the Xilinx Synthesis Tool. The feasibility of this work comes from the increased device density offered by the 6 and 7 series FPGA architectures from Xilinx, where every dual output function derived from a single LUT can be registered using a flip-flop present within the same slice as that of the LUT. Pipelining a tree based architecture completely eliminates the requirement of any synchronization registers for balancing the arrival time of the inputs and outputs, and their associated placement and routing challenges. The architecture has been realized through primitive instantiation of the logic elements to ensure packing of the dual output functions into a single LUT wherever possible, and the placement of the LUTs on the FPGA fabric using appropriate placement constraints. Implementation results clearly reveal the superiority of our design paradigm over behavioral style of modeling, where our proposed architectures consume less area, and operates at a higher speed in comparison to an identical circuit realized using behavioral descriptions.","PeriodicalId":301815,"journal":{"name":"2016 20th International Symposium on VLSI Design and Test (VDAT)","volume":"15 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 20th International Symposium on VLSI Design and Test (VDAT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISVDAT.2016.8064843","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

In this paper, we have implemented high performance FPGA based pipelined tree architectures for a combined unsigned and two's complement comparator, and an equality comparator which checks whether the sum of two numbers is equal to a third number. The comparator architectures deviate from the combined Look-Up Table (LUT) and carry chain based implementation which is inferred by the Xilinx Synthesis Tool. The feasibility of this work comes from the increased device density offered by the 6 and 7 series FPGA architectures from Xilinx, where every dual output function derived from a single LUT can be registered using a flip-flop present within the same slice as that of the LUT. Pipelining a tree based architecture completely eliminates the requirement of any synchronization registers for balancing the arrival time of the inputs and outputs, and their associated placement and routing challenges. The architecture has been realized through primitive instantiation of the logic elements to ensure packing of the dual output functions into a single LUT wherever possible, and the placement of the LUTs on the FPGA fabric using appropriate placement constraints. Implementation results clearly reveal the superiority of our design paradigm over behavioral style of modeling, where our proposed architectures consume less area, and operates at a higher speed in comparison to an identical circuit realized using behavioral descriptions.
用于fpga的高性能位切片流水线比较器树
在本文中,我们实现了基于FPGA的高性能流水线树结构,用于组合无符号和二补比较器,以及检查两个数的和是否等于第三个数的相等比较器。比较器架构偏离了由Xilinx Synthesis Tool推断的组合查找表(LUT)和基于进位链的实现。这项工作的可行性来自Xilinx的6和7系列FPGA架构提供的器件密度的增加,其中来自单个LUT的每个双输出功能都可以使用与LUT相同片内的触发器进行注册。基于树的体系结构的流水线完全消除了平衡输入和输出到达时间的任何同步寄存器的需求,以及它们相关的放置和路由挑战。该体系结构通过逻辑元素的原始实例化来实现,以确保尽可能将双输出功能打包到单个LUT中,并使用适当的放置约束将LUT放置在FPGA结构上。实现结果清楚地揭示了我们的设计范式在行为建模风格上的优越性,与使用行为描述实现的相同电路相比,我们提出的架构消耗的面积更少,运行速度更快。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信