The self-biased based PLL with fast lock circuit

Abstract

this paper presents a design of a self-biased based PLL with fast lock circuit, which achieves process technology independence, fixed damping factor, fixed ratio bandwidth related operating frequency, and fast lock time. The lock time of the PLL could be adjusted by demand. The input reference frequency is 125MHz and the PLL generates fixed output frequency of 1250MHz.