T4G: media processor including 3D graphics for mobile set based on configurable processor

T. Takemoto, Y. Takenaka, T. Minagawa, T. Koizumi, Y. Ushijima, N. Yanagida, Y. Ohara, K. Tanaka, Y. Fujita
{"title":"T4G: media processor including 3D graphics for mobile set based on configurable processor","authors":"T. Takemoto, Y. Takenaka, T. Minagawa, T. Koizumi, Y. Ushijima, N. Yanagida, Y. Ohara, K. Tanaka, Y. Fujita","doi":"10.1109/APASIC.2004.1349436","DOIUrl":null,"url":null,"abstract":"A media processor, \"T4G\", for mobile set is described. 3.5M polygon/sec 3D Graphic engine, 15fps@QVGA MPEG4 codec engine, 2M pixel JPEG codec engine and 20Mbit DRAM are integrated into a single chip with peripheral modules such as Camera I/F and LCDC. The 3D graphics engine was designed based on a Toshiba's configurable processor MeP (Media embedded Processor) to achieve high throughput 3D graphics processing and flexibility. An embedded DRAM provide ultra high memory bandwidth to the 3D graphics engine up to 2Gbyte/sec. This chip is fabricated using 0.13/spl mu/m CMOS technology and integrates 20M transistors and 20Mbit DRAM. It operates at 125MHz and consumes maximum 170mW during 3D graphics operation.","PeriodicalId":375715,"journal":{"name":"Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits","volume":"123 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/APASIC.2004.1349436","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

A media processor, "T4G", for mobile set is described. 3.5M polygon/sec 3D Graphic engine, 15fps@QVGA MPEG4 codec engine, 2M pixel JPEG codec engine and 20Mbit DRAM are integrated into a single chip with peripheral modules such as Camera I/F and LCDC. The 3D graphics engine was designed based on a Toshiba's configurable processor MeP (Media embedded Processor) to achieve high throughput 3D graphics processing and flexibility. An embedded DRAM provide ultra high memory bandwidth to the 3D graphics engine up to 2Gbyte/sec. This chip is fabricated using 0.13/spl mu/m CMOS technology and integrates 20M transistors and 20Mbit DRAM. It operates at 125MHz and consumes maximum 170mW during 3D graphics operation.
T4G:基于可配置处理器的移动设备媒体处理器,包括3D图形
描述了一种用于移动设备的媒体处理器“T4G”。3.5M多边形/秒3D图形引擎、15fps@QVGA MPEG4编解码器引擎、2M像素JPEG编解码器引擎和20Mbit DRAM集成在一个芯片上,并带有Camera I/F和LCDC等外设模块。3D图形引擎是基于东芝的可配置处理器MeP(媒体嵌入式处理器)设计的,以实现高吞吐量的3D图形处理和灵活性。嵌入式DRAM为3D图形引擎提供高达2gb /秒的超高内存带宽。该芯片采用0.13/spl μ m CMOS工艺,集成了20M晶体管和20Mbit DRAM。它的工作频率为125MHz,在3D图形操作期间最大消耗170mW。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信
小红书