Fabrication of germanium-on-insulator (GOI) with improved threading dislocation density (TDD) via buffer-less epitaxy and bonding

K. Lee, Shuyu Bao, G. Y. Chong, Yew Heng Tan, E. Fitzgerald, C. S. Tan
{"title":"Fabrication of germanium-on-insulator (GOI) with improved threading dislocation density (TDD) via buffer-less epitaxy and bonding","authors":"K. Lee, Shuyu Bao, G. Y. Chong, Yew Heng Tan, E. Fitzgerald, C. S. Tan","doi":"10.1109/ISTDM.2014.6874660","DOIUrl":null,"url":null,"abstract":"The GOI substrate is fabricated through buffer-less epitaxy (the growth of Ge on Si), bonding and layer transfer. The misfit dislocations which are previously “buried” along the Ge/Si interface are now accessible from the top surface. Through TDD reduction method, the TDD is reduced by at least two orders of magnitude. Hence, a Ge epilayer with lower TDD can be realized and useful for subsequent III-V integration and device fabrication.","PeriodicalId":371483,"journal":{"name":"2014 7th International Silicon-Germanium Technology and Device Meeting (ISTDM)","volume":"63 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-06-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2014 7th International Silicon-Germanium Technology and Device Meeting (ISTDM)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISTDM.2014.6874660","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

The GOI substrate is fabricated through buffer-less epitaxy (the growth of Ge on Si), bonding and layer transfer. The misfit dislocations which are previously “buried” along the Ge/Si interface are now accessible from the top surface. Through TDD reduction method, the TDD is reduced by at least two orders of magnitude. Hence, a Ge epilayer with lower TDD can be realized and useful for subsequent III-V integration and device fabrication.
通过无缓冲外延和键合制备具有提高螺纹位错密度(TDD)的绝缘子上锗(GOI)
GOI衬底是通过无缓冲外延(Ge在Si上生长)、键合和层转移制备的。以前沿Ge/Si界面“埋藏”的失配位错现在可以从顶部表面进入。通过TDD降低方法,将TDD降低至少两个数量级。因此,可以实现具有较低TDD的Ge脱膜,并可用于后续的III-V集成和器件制造。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信