Honeywell radiation hardened 32-bit processor central processing unit, floating point processor, and cache memory dose rate and single event effects test results

G. Brown, L. Hoffmann, S.C. Leavy, J.A. Mogensen, J. Brichacek
{"title":"Honeywell radiation hardened 32-bit processor central processing unit, floating point processor, and cache memory dose rate and single event effects test results","authors":"G. Brown, L. Hoffmann, S.C. Leavy, J.A. Mogensen, J. Brichacek","doi":"10.1109/REDW.1997.629808","DOIUrl":null,"url":null,"abstract":"We will present single event effects and dose rate test results for the Honeywell Radiation Hardened 32-Bit Processor Central Processing Unit, Floating Point Processor and Cache Memory. These three chip types comprise the processor core for a 32-bit radiation-hardened, fault-tolerant processor.","PeriodicalId":328522,"journal":{"name":"1997 IEEE Radiation Effects Data Workshop NSREC Snowmass 1997. Workshop Record Held in conjunction with IEEE Nuclear and Space Radiation Effects Conference","volume":"27 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1997-07-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1997 IEEE Radiation Effects Data Workshop NSREC Snowmass 1997. Workshop Record Held in conjunction with IEEE Nuclear and Space Radiation Effects Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/REDW.1997.629808","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

Abstract

We will present single event effects and dose rate test results for the Honeywell Radiation Hardened 32-Bit Processor Central Processing Unit, Floating Point Processor and Cache Memory. These three chip types comprise the processor core for a 32-bit radiation-hardened, fault-tolerant processor.
霍尼韦尔辐射硬化32位处理器中央处理器,浮点处理器,和缓存存储器剂量率和单事件影响的测试结果
我们将介绍霍尼韦尔辐射硬化32位处理器中央处理器、浮点处理器和高速缓存存储器的单事件效应和剂量率测试结果。这三种芯片类型组成了32位抗辐射容错处理器的处理器核心。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信