Efficiency of power devices using full Cu metallization technologies

E. Kobori, N. Izumi, N. Kumamoto, Y. Hamazawa, M. Matsumoto, K. Yamamoto, A. Kamisawa
{"title":"Efficiency of power devices using full Cu metallization technologies","authors":"E. Kobori, N. Izumi, N. Kumamoto, Y. Hamazawa, M. Matsumoto, K. Yamamoto, A. Kamisawa","doi":"10.1109/ISPSD.1999.764053","DOIUrl":null,"url":null,"abstract":"This paper describes some advantages of Cu dual damascene structures for power LSI devices. By using the Cu process, a lower value of V/sub sat/ was obtained than that using Al-Si-Cu wiring. The lifetime of Cu lines was about 10 times longer than when using Al-Cu lines. The on-resistance of DMOS is reduced by as much as 31% when using the Cu process.","PeriodicalId":352185,"journal":{"name":"11th International Symposium on Power Semiconductor Devices and ICs. ISPSD'99 Proceedings (Cat. No.99CH36312)","volume":"42 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1999-05-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"11th International Symposium on Power Semiconductor Devices and ICs. ISPSD'99 Proceedings (Cat. No.99CH36312)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISPSD.1999.764053","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

Abstract

This paper describes some advantages of Cu dual damascene structures for power LSI devices. By using the Cu process, a lower value of V/sub sat/ was obtained than that using Al-Si-Cu wiring. The lifetime of Cu lines was about 10 times longer than when using Al-Cu lines. The on-resistance of DMOS is reduced by as much as 31% when using the Cu process.
全铜金属化技术对功率器件效率的影响
本文介绍了用于大功率大规模集成电路器件的铜双大马士革结构的优点。采用Cu线法得到的V/sub /比采用Al-Si-Cu线法得到的V/sub /要低。Cu线的寿命是Al-Cu线的10倍左右。当采用Cu工艺时,DMOS的导通电阻降低了31%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信