A. Driskill-Smith, S. Watts, D. Apalkov, D. Druist, X. Tang, Z. Diao, X. Luo, A. Ong, V. Nikitin, E. Chen
{"title":"Non-volatile Spin-Transfer Torque RAM (STT-RAM): An analysis of chip data, thermal stability and scalability","authors":"A. Driskill-Smith, S. Watts, D. Apalkov, D. Druist, X. Tang, Z. Diao, X. Luo, A. Ong, V. Nikitin, E. Chen","doi":"10.1109/IMW.2010.5488325","DOIUrl":null,"url":null,"abstract":"STT-RAM (Spin-Transfer Torque Random Access Memory) is a fast (≪10 ns), scalable, durable, non-volatile memory technology that is easily embedded in standard CMOS processes. An STT-RAM memory cell consists of an access transistor and a magnetic tunnel junction (MTJ) storage element (Figure 1). The minimum area of a single-level STT-RAM cell is 6 F2, which is competitive with DRAM and NOR Flash, and superior to SRAM. Even smaller effective unit cell areas are projected for multi-level cell architectures.","PeriodicalId":149628,"journal":{"name":"2010 IEEE International Memory Workshop","volume":"8 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-05-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"22","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 IEEE International Memory Workshop","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IMW.2010.5488325","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 22
Abstract
STT-RAM (Spin-Transfer Torque Random Access Memory) is a fast (≪10 ns), scalable, durable, non-volatile memory technology that is easily embedded in standard CMOS processes. An STT-RAM memory cell consists of an access transistor and a magnetic tunnel junction (MTJ) storage element (Figure 1). The minimum area of a single-level STT-RAM cell is 6 F2, which is competitive with DRAM and NOR Flash, and superior to SRAM. Even smaller effective unit cell areas are projected for multi-level cell architectures.