Circuit reliability prediction: challenges and solutions for the device time-dependent variability characterization roadblock

M. Nafria, J. Diaz-Fortuny, P. Saraza-Canflanca, J. Martín-Martínez, E. Roca, R. Castro-López, R. Rodríguez, P. Martín-Lloret, A. Toro-Frías, D. Mateo, E. Barajas, X. Aragonès, F. Fernández
{"title":"Circuit reliability prediction: challenges and solutions for the device time-dependent variability characterization roadblock","authors":"M. Nafria, J. Diaz-Fortuny, P. Saraza-Canflanca, J. Martín-Martínez, E. Roca, R. Castro-López, R. Rodríguez, P. Martín-Lloret, A. Toro-Frías, D. Mateo, E. Barajas, X. Aragonès, F. Fernández","doi":"10.1109/LAEDC51812.2021.9437920","DOIUrl":null,"url":null,"abstract":"The characterization of the MOSFET Time-Dependent Variability (TDV) can be a showstopper for reliability-aware circuit design in advanced CMOS nodes. In this work, a complete MOSFET characterization flow is presented, in the context of a physics-based TDV compact model, that addresses the main TDV characterization challenges for accurate circuit reliability prediction at design time. The pillars of this approach are described and illustrated through examples.","PeriodicalId":112590,"journal":{"name":"2021 IEEE Latin America Electron Devices Conference (LAEDC)","volume":"28 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-04-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 IEEE Latin America Electron Devices Conference (LAEDC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/LAEDC51812.2021.9437920","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

The characterization of the MOSFET Time-Dependent Variability (TDV) can be a showstopper for reliability-aware circuit design in advanced CMOS nodes. In this work, a complete MOSFET characterization flow is presented, in the context of a physics-based TDV compact model, that addresses the main TDV characterization challenges for accurate circuit reliability prediction at design time. The pillars of this approach are described and illustrated through examples.
电路可靠性预测:器件时变特性障碍的挑战和解决方案
MOSFET时相关可变性(TDV)的表征可以成为高级CMOS节点中可靠性感知电路设计的展示器。在这项工作中,在基于物理的TDV紧凑模型的背景下,提出了一个完整的MOSFET表征流程,该流程解决了在设计时准确预测电路可靠性的主要TDV表征挑战。通过示例描述和说明了这种方法的支柱。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信