Electrical characterization and modelling of high-performance SON DG MOSFETs

S. Harrison, D. Munteanu, U. Autran, A. Cros, R. Cerutti, T. Skotnicki
{"title":"Electrical characterization and modelling of high-performance SON DG MOSFETs","authors":"S. Harrison, D. Munteanu, U. Autran, A. Cros, R. Cerutti, T. Skotnicki","doi":"10.1109/ESSDER.2004.1356567","DOIUrl":null,"url":null,"abstract":"The electrical performances of highly scaled double-gate (DG) MOS transistors fabricated using a silicon-on-nothing (SON) process are presented. Very high drive current, high immunity to short-channel effects and perfect electrostatic integrity are obtained for ultra-thin and ultra-short devices, with silicon thicknesses down to 10 nm and channel lengths down to 30 nm. In addition, a dedicated compact modeling of the threshold voltage is proposed, taking into account short-channel effects, quantum mechanical confinement effects and temperature dependence. Finally, the impact of these confinement effects and ballistic transport on the operation of such ultimate devices is investigated using 2D quantum-mechanical simulations.","PeriodicalId":287103,"journal":{"name":"Proceedings of the 30th European Solid-State Circuits Conference (IEEE Cat. No.04EX850)","volume":"CE-23 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-11-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"17","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 30th European Solid-State Circuits Conference (IEEE Cat. No.04EX850)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSDER.2004.1356567","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 17

Abstract

The electrical performances of highly scaled double-gate (DG) MOS transistors fabricated using a silicon-on-nothing (SON) process are presented. Very high drive current, high immunity to short-channel effects and perfect electrostatic integrity are obtained for ultra-thin and ultra-short devices, with silicon thicknesses down to 10 nm and channel lengths down to 30 nm. In addition, a dedicated compact modeling of the threshold voltage is proposed, taking into account short-channel effects, quantum mechanical confinement effects and temperature dependence. Finally, the impact of these confinement effects and ballistic transport on the operation of such ultimate devices is investigated using 2D quantum-mechanical simulations.
高性能SON - DG - mosfet的电特性和建模
介绍了采用无硅(SON)工艺制备的高尺度双栅MOS晶体管的电学性能。超薄和超短器件获得了非常高的驱动电流,高抗短通道效应和完美的静电完整性,硅厚度可达10 nm,通道长度可达30 nm。此外,考虑到短通道效应、量子力学约束效应和温度依赖性,提出了一个专用的紧凑型阈值电压模型。最后,利用二维量子力学模拟研究了这些约束效应和弹道输运对这些终极装置运行的影响。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信