An Automatic Routing System for High Density Multilayer Printed Wiring Boards

I. Nishioka, Takuji Kurimoto, Hisao Nishida, Seiji Yamamoto, T. Chiba, T. Nagakawa, T. Fujioka, M. Uchino
{"title":"An Automatic Routing System for High Density Multilayer Printed Wiring Boards","authors":"I. Nishioka, Takuji Kurimoto, Hisao Nishida, Seiji Yamamoto, T. Chiba, T. Nagakawa, T. Fujioka, M. Uchino","doi":"10.1145/800139.804580","DOIUrl":null,"url":null,"abstract":"Recent advances in the packaging technology of microelectronics have changed the design rules for printed wiring boards (PWB's) such that the number of wiring tracks between adjacent pins of an ordinary dual in line package (DIP) is allowed to be two or more, and the number of signal layers to be laminated is often required to be four or more. When the packaging density or scale of a PWB augments to such an extent, conventional routing schemes are confronted with various difficulties. The present paper describes a new routing system which can cope with such high density PWB's, for which the maximum numbers of layers to be laminated, circuit modules to be mounted, and signal nets are admitted up to 16, 2,000 and 4,000, respectively. The system described operates on a PDP 11/34 computer coupled with a TEKTRONIX 4014 graphics terminal. A set of implementation results are also shown to reveal how much the described system contributes to the reduction of time and labor incurred in laying out multilayer PWB's of high density.","PeriodicalId":196513,"journal":{"name":"17th Design Automation Conference","volume":"10 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1980-06-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"17th Design Automation Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1145/800139.804580","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

Recent advances in the packaging technology of microelectronics have changed the design rules for printed wiring boards (PWB's) such that the number of wiring tracks between adjacent pins of an ordinary dual in line package (DIP) is allowed to be two or more, and the number of signal layers to be laminated is often required to be four or more. When the packaging density or scale of a PWB augments to such an extent, conventional routing schemes are confronted with various difficulties. The present paper describes a new routing system which can cope with such high density PWB's, for which the maximum numbers of layers to be laminated, circuit modules to be mounted, and signal nets are admitted up to 16, 2,000 and 4,000, respectively. The system described operates on a PDP 11/34 computer coupled with a TEKTRONIX 4014 graphics terminal. A set of implementation results are also shown to reveal how much the described system contributes to the reduction of time and labor incurred in laying out multilayer PWB's of high density.
高密度多层印刷线路板的自动布线系统
微电子封装技术的最新进展已经改变了印刷线路板(PWB)的设计规则,使得普通双插线封装(DIP)的相邻引脚之间的布线轨道数量允许为两个或更多,并且要层压的信号层数通常要求为四个或更多。当pcb的封装密度或规模增加到一定程度时,传统的布线方案面临着各种困难。本文介绍了一种新的布线系统,该系统可以处理高密度压路板的最大层数,所安装的电路模块和信号网的最大层数分别达到16层,2000层和4000层。所描述的系统在PDP 11/34计算机上与TEKTRONIX 4014图形终端耦合运行。本文还展示了一组实现结果,以揭示所描述的系统对减少高密度多层压片的铺设时间和劳动力有多大贡献。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信