Planarized InP/InGaAs heterojunction bipolar transistors with f/sub MAX/ > 500 GHz

D. Sawdai, P. C. Chang, Vincent Gambin, X. Zeng, J. Yamamoto, K. Loi, G. Leslie, Michael E. Barsky, A. Gutierrez-Aitken, A. Oki
{"title":"Planarized InP/InGaAs heterojunction bipolar transistors with f/sub MAX/ > 500 GHz","authors":"D. Sawdai, P. C. Chang, Vincent Gambin, X. Zeng, J. Yamamoto, K. Loi, G. Leslie, Michael E. Barsky, A. Gutierrez-Aitken, A. Oki","doi":"10.1109/DRC.2004.1367903","DOIUrl":null,"url":null,"abstract":"To meet the demands for next generation high-speed electronics, the InP-based heterojunction bipolar transistor (HBT) must be scaled vertically to minimize transit times, scaled laterally to minimize the emitter width (W/sub E/) and the base-collector junction capacitance (C/sub BC/), and fabricated with high yield to support large circuits. Lateral scaling can involve a variety of processing techniques. In this work, we developed a dielectric planarization process which enabled aggressive scaling of both W/sub E/ and C/sub BC/ using production I-line lithography, resulting in emitters as small as 0.14 /spl mu/m, unity gain cutoff frequency (f/sub T/) up to 290 GHz, and maximum oscillation frequency (f/sub MAX/) greater than 500 GHz.","PeriodicalId":385948,"journal":{"name":"Conference Digest [Includes 'Late News Papers' volume] Device Research Conference, 2004. 62nd DRC.","volume":"64 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-06-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Conference Digest [Includes 'Late News Papers' volume] Device Research Conference, 2004. 62nd DRC.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DRC.2004.1367903","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

To meet the demands for next generation high-speed electronics, the InP-based heterojunction bipolar transistor (HBT) must be scaled vertically to minimize transit times, scaled laterally to minimize the emitter width (W/sub E/) and the base-collector junction capacitance (C/sub BC/), and fabricated with high yield to support large circuits. Lateral scaling can involve a variety of processing techniques. In this work, we developed a dielectric planarization process which enabled aggressive scaling of both W/sub E/ and C/sub BC/ using production I-line lithography, resulting in emitters as small as 0.14 /spl mu/m, unity gain cutoff frequency (f/sub T/) up to 290 GHz, and maximum oscillation frequency (f/sub MAX/) greater than 500 GHz.
f/sub MAX/ > 500 GHz的平面化InP/InGaAs异质结双极晶体管
为了满足下一代高速电子产品的需求,基于inp的异质结双极晶体管(HBT)必须垂直缩放以最小化传输时间,横向缩放以最小化发射极宽度(W/sub E/)和基极-集电极结电容(C/sub BC/),并以高成品率制造以支持大型电路。横向缩放可以涉及多种处理技术。在这项工作中,我们开发了一种介质平面化工艺,可以使用生产线光刻技术对W/sub E/和C/sub BC/进行大规模缩放,从而使发射器小至0.14 /spl mu/m,单位增益截止频率(f/sub T/)高达290 GHz,最大振荡频率(f/sub MAX/)大于500 GHz。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信