Reconfigurable FPGA's in the 1-20 GHz band with HBT BiCMOS

J. McDonald, B. Goda
{"title":"Reconfigurable FPGA's in the 1-20 GHz band with HBT BiCMOS","authors":"J. McDonald, B. Goda","doi":"10.1109/EH.1999.785452","DOIUrl":null,"url":null,"abstract":"This paper describes the operation of a field Programmable gate array (FPGA), the basics of current mode logic, and examines the idea of creating a SiGe heterojunction bipolar (HBT) version of the Xilinx 6200 FPGA. A new proposed device would be bitwise compatible with the 6200, but would operate in the 1-20 GHz range due to the HBT technology being used for the logic and routing and CMOS for storing the configuration bits. This is possible due to the IBM cointegration process of a HBT with a BiCMOS process. Information in this paper is based on an HBT having a f/sub T/ of 50 GHz, but later in 1999 IBM will be unveiling a process that will double the speed. By replacing and redesigning key parts of the 6200 FPGA, a 100-200X operating speedup is possible. The core logic cell in the 6200 consists of two input multiplexers and nip-flops, which can easily be converted to current mode logic (CML). Routing in a conventional FPGA is done via pass transistors, which can act like a low pass filter for a high-speed signal. A SiGe HBT CML multiplexer can be used for routing which can pass signals with a 12-14 picoseconds delay. Through the use of a side decoder, memory planes of configuration could be used to store current and future configurations. Interchange could occur between memory planes if the old flip-flop values are stored, new flip-flop values are restored, and then the new configuration plane is activated. Countless applications such as DSP, Ethernet routing, missile control, and artificial intelligence could utilize a SiGe HBT FPGA.","PeriodicalId":234639,"journal":{"name":"Proceedings of the First NASA/DoD Workshop on Evolvable Hardware","volume":"12 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1999-07-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the First NASA/DoD Workshop on Evolvable Hardware","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EH.1999.785452","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 8

Abstract

This paper describes the operation of a field Programmable gate array (FPGA), the basics of current mode logic, and examines the idea of creating a SiGe heterojunction bipolar (HBT) version of the Xilinx 6200 FPGA. A new proposed device would be bitwise compatible with the 6200, but would operate in the 1-20 GHz range due to the HBT technology being used for the logic and routing and CMOS for storing the configuration bits. This is possible due to the IBM cointegration process of a HBT with a BiCMOS process. Information in this paper is based on an HBT having a f/sub T/ of 50 GHz, but later in 1999 IBM will be unveiling a process that will double the speed. By replacing and redesigning key parts of the 6200 FPGA, a 100-200X operating speedup is possible. The core logic cell in the 6200 consists of two input multiplexers and nip-flops, which can easily be converted to current mode logic (CML). Routing in a conventional FPGA is done via pass transistors, which can act like a low pass filter for a high-speed signal. A SiGe HBT CML multiplexer can be used for routing which can pass signals with a 12-14 picoseconds delay. Through the use of a side decoder, memory planes of configuration could be used to store current and future configurations. Interchange could occur between memory planes if the old flip-flop values are stored, new flip-flop values are restored, and then the new configuration plane is activated. Countless applications such as DSP, Ethernet routing, missile control, and artificial intelligence could utilize a SiGe HBT FPGA.
可重构FPGA在1-20 GHz频段与HBT BiCMOS
本文介绍了现场可编程门阵列(FPGA)的操作,电流模式逻辑的基础知识,并探讨了创建SiGe异相结双极(HBT)版本的Xilinx 6200 FPGA的想法。新提出的器件将与6200按位兼容,但由于HBT技术用于逻辑和路由,CMOS用于存储配置位,因此将在1-20 GHz范围内工作。这是可能的,由于IBM协整过程的HBT与BiCMOS过程。本文中的信息是基于频率为50 GHz的HBT,但在1999年晚些时候,IBM将推出一种速度将翻倍的工艺。通过更换和重新设计6200 FPGA的关键部件,可以实现100-200X的操作加速。6200的核心逻辑单元由两个输入多路复用器和缩位触发器组成,可以很容易地转换为电流模式逻辑(CML)。传统FPGA中的路由是通过通晶体管完成的,它可以像高速信号的低通滤波器一样起作用。SiGe HBT CML多路复用器可以用于路由,它可以通过12-14皮秒延迟的信号。通过使用侧解码器,可以使用配置的存储平面来存储当前和未来的配置。如果存储旧的触发器值,恢复新的触发器值,然后激活新的配置平面,则可以在内存平面之间进行交换。无数的应用程序,如DSP,以太网路由,导弹控制和人工智能可以利用SiGe HBT FPGA。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信